YosysHQ / arachne-pnr

Related projects: ⓘ

• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆980Updated last month
• m-labs / misoc
  The original high performance and small footprint system-on-chip based on Migen™
  ☆305Updated 4 months ago
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆396Updated 7 months ago
• Wolfgang-Spraul / fpgatools
  public domain tools for FPGAs
  ☆324Updated 7 years ago
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆301Updated 2 months ago
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆755Updated this week
• azonenberg / openfpga
  Open FPGA tools
  ☆257Updated 4 years ago
• nickg / nvc
  VHDL compiler and simulator
  ☆629Updated this week
• grahamedgecombe / icicle
  32-bit RISC-V system on chip for iCE40 FPGAs
  ☆298Updated last year
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,164Updated this week
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆371Updated 2 weeks ago
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,196Updated 3 weeks ago
• VectorBlox / orca
  ☆234Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,283Updated this week
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆539Updated 3 years ago
• asicguy / gplgpu
  GPL v3 2D/3D graphics engine in verilog
  ☆655Updated 10 years ago
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆288Updated 2 years ago
• tinyfpga / TinyFPGA-Bootloader
  An open source USB bootloader for FPGAs
  ☆356Updated last year
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆389Updated this week
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆485Updated last week
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆258Updated last month
• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆651Updated 2 years ago
• f32c / f32c
  A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz
  ☆401Updated this week
• cliffordwolf / SimpleVOut
  A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals
  ☆228Updated 5 years ago
• hamsternz / FPGA_DisplayPort
  An implementation of DisplayPort protocol for FPGAs
  ☆278Updated 8 years ago
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆723Updated this week
• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆465Updated this week
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆221Updated 2 weeks ago
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆270Updated this week
• stnolting / neo430
  A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
  ☆203Updated 2 years ago