YosysHQ / arachne-pnrLinks
Place and route tool for FPGAs
☆420Updated 5 years ago
Alternatives and similar repositories for arachne-pnr
Users that are interested in arachne-pnr are comparing it to the libraries listed below
Sorting:
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,063Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆416Updated last month
- VHDL synthesis (based on ghdl)☆335Updated 2 weeks ago
- The original high performance and small footprint system-on-chip based on Migen™☆329Updated 3 weeks ago
- Documenting the Xilinx 7-series bit-stream format.☆804Updated this week
- public domain tools for FPGAs☆327Updated 8 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆306Updated 2 years ago
- nextpnr portable FPGA place and route tool☆1,449Updated this week
- Open FPGA tools☆259Updated 5 years ago
- A Python toolbox for building complex digital hardware☆1,276Updated last month
- Small footprint and configurable DRAM core☆415Updated last week
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆579Updated 4 years ago
- GPL v3 2D/3D graphics engine in verilog☆666Updated 10 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated last week
- mor1kx - an OpenRISC 1000 processor IP core☆540Updated 2 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,296Updated this week
- A VHDL frontend for Yosys☆102Updated 8 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆238Updated 6 years ago
- An implementation of DisplayPort protocol for FPGAs☆289Updated 9 years ago
- Multi-platform nightly builds of open source FPGA tools☆296Updated 3 years ago
- VHDL compiler and simulator☆697Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆455Updated 3 weeks ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆672Updated 3 years ago
- An open source USB bootloader for FPGAs☆365Updated last year
- VUnit is a unit testing framework for VHDL/SystemVerilog☆777Updated 3 weeks ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆289Updated this week
- Small footprint and configurable PCIe core☆550Updated last week
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆241Updated this week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆400Updated 3 weeks ago
- Public repository for PicoEVB (Xilinx Artix XC7A50T based)☆255Updated 3 years ago