Place and route tool for FPGAs
☆422Jul 28, 2019Updated 6 years ago
Alternatives and similar repositories for arachne-pnr
Users that are interested in arachne-pnr are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,162Feb 26, 2026Updated 3 months ago
- Yosys Open SYnthesis Suite☆4,464May 23, 2026Updated last week
- nextpnr portable FPGA place and route tool☆1,683May 22, 2026Updated last week
- Open FPGA tools☆260Mar 30, 2020Updated 6 years ago
- public domain tools for FPGAs☆332Feb 7, 2017Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆114Feb 2, 2021Updated 5 years ago
- Tools and Examples for IcoBoard☆80Jul 13, 2021Updated 4 years ago
- Yosys Plugins☆22Jul 16, 2019Updated 6 years ago
- Documenting the Lattice ECP5 bit-stream format.☆460May 9, 2026Updated 3 weeks ago
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 9 years ago
- Visual editor for open FPGA boards☆1,910Updated this week
- ☆63Oct 10, 2023Updated 2 years ago
- Python script for programming the iCEBlink40 development board under linux☆34Jun 29, 2018Updated 7 years ago
- A Python toolbox for building complex digital hardware☆1,325Jan 5, 2026Updated 4 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆514May 12, 2026Updated 2 weeks ago
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆62Feb 27, 2024Updated 2 years ago
- Documenting the Xilinx 7-series bit-stream format.☆887Jun 5, 2025Updated 11 months ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆40May 9, 2022Updated 4 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,234Updated this week
- Open source design files for the TinyFPGA B-Series boards.☆200Nov 10, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,165Jun 27, 2024Updated last year
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- Swapforth is a cross-platform ANS Forth☆303Dec 26, 2023Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- verilog tutorials for iCE40HX8K Breakout Board☆23Mar 2, 2016Updated 10 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆314May 25, 2023Updated 3 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆306May 20, 2026Updated last week
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated 4 months ago
- A collection of HDL cores written in MyHDL.☆12Oct 28, 2015Updated 10 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 4 months ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Feb 9, 2022Updated 4 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Jul 7, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 7 months ago
- Public examples of ICE40 HX8K examples using Icestorm☆114Apr 24, 2023Updated 3 years ago
- A padring generator for ASICs☆26May 17, 2023Updated 3 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Jan 22, 2022Updated 4 years ago
- Experimental flows using nextpnr for Xilinx devices☆260Oct 11, 2024Updated last year
- Open source ecosystem for open FPGA boards☆982May 23, 2026Updated last week