YosysHQ / arachne-pnrView external linksLinks
Place and route tool for FPGAs
☆424Jul 28, 2019Updated 6 years ago
Alternatives and similar repositories for arachne-pnr
Users that are interested in arachne-pnr are comparing it to the libraries listed below
Sorting:
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,130Sep 22, 2025Updated 4 months ago
- Yosys Open SYnthesis Suite☆4,286Updated this week
- nextpnr portable FPGA place and route tool☆1,612Updated this week
- Open FPGA tools☆260Mar 30, 2020Updated 5 years ago
- public domain tools for FPGAs☆332Feb 7, 2017Updated 9 years ago
- ☆115Feb 2, 2021Updated 5 years ago
- Documenting the Lattice ECP5 bit-stream format.☆444Oct 27, 2025Updated 3 months ago
- Tools and Examples for IcoBoard☆80Jul 13, 2021Updated 4 years ago
- ☆61Oct 10, 2023Updated 2 years ago
- Visual editor for open FPGA boards☆1,868Jan 1, 2026Updated last month
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 8 years ago
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated last month
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆490Feb 4, 2026Updated 2 weeks ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,199Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆849Jun 5, 2025Updated 8 months ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38May 9, 2022Updated 3 years ago
- Yosys Plugins☆22Jul 16, 2019Updated 6 years ago
- Open source design files for the TinyFPGA B-Series boards.☆200Nov 10, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- Python script for programming the iCEBlink40 development board under linux☆34Jun 29, 2018Updated 7 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 2 years ago
- Swapforth is a cross-platform ANS Forth☆297Dec 26, 2023Updated 2 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆301Feb 5, 2026Updated last week
- A collection of HDL cores written in MyHDL.☆12Oct 28, 2015Updated 10 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 5 years ago
- Open source ecosystem for open FPGA boards☆950Updated this week
- Public examples of ICE40 HX8K examples using Icestorm☆110Apr 24, 2023Updated 2 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆342Jan 5, 2026Updated last month
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆62Feb 27, 2024Updated last year
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated 3 weeks ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…☆30Sep 3, 2016Updated 9 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Jul 7, 2016Updated 9 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Feb 9, 2022Updated 4 years ago
- verilog tutorials for iCE40HX8K Breakout Board☆23Mar 2, 2016Updated 9 years ago
- An open-source microcontroller system based on RISC-V☆1,007Feb 6, 2024Updated 2 years ago
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,014Feb 11, 2026Updated last week
- VHDL compiler and simulator☆774Updated this week