Place and route tool for FPGAs
☆423Jul 28, 2019Updated 7 years ago
Alternatives and similar repositories for arachne-pnr
Users that are interested in arachne-pnr are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,184Feb 26, 2026Updated 6 months ago
- Yosys Open SYnthesis Suite☆4,745Updated this week
- nextpnr portable FPGA place and route tool☆1,750Updated this week
- public domain tools for FPGAs☆332Feb 7, 2017Updated 9 years ago
- Open FPGA tools☆260Mar 30, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆112Feb 2, 2021Updated 5 years ago
- Tools and Examples for IcoBoard☆80Jul 13, 2021Updated 5 years ago
- Yosys Plugins☆22Jul 16, 2019Updated 7 years ago
- Documenting the Lattice ECP5 bit-stream format.☆469Aug 9, 2026Updated last month
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 9 years ago
- Visual editor for open FPGA boards☆1,933Aug 21, 2026Updated 2 weeks ago
- ☆64Oct 10, 2023Updated 2 years ago
- Python script for programming the iCEBlink40 development board under linux☆34Jun 29, 2018Updated 8 years ago
- A Python toolbox for building complex digital hardware☆1,329Jan 5, 2026Updated 8 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆545Aug 5, 2026Updated last month
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆62Feb 27, 2024Updated 2 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,263Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆908Jun 5, 2025Updated last year
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆40May 9, 2022Updated 4 years ago
- Open source design files for the TinyFPGA B-Series boards.☆201Nov 10, 2021Updated 4 years ago
- GUI for SymbiYosys☆18Aug 4, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,384Updated this week
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Swapforth is a cross-platform ANS Forth☆305Dec 26, 2023Updated 2 years ago
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 8 years ago
- verilog tutorials for iCE40HX8K Breakout Board☆23Mar 2, 2016Updated 10 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 3 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆314Updated this week
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 8 months ago
- A collection of HDL cores written in MyHDL.☆12Oct 28, 2015Updated 10 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆83Feb 9, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Verilog Synthesis Regression Test☆39Jan 19, 2026Updated 7 months ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆33Jan 22, 2022Updated 4 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆129Jul 7, 2016Updated 10 years ago
- A padring generator for ASICs☆26May 17, 2023Updated 3 years ago
- Public examples of ICE40 HX8K examples using Icestorm☆116Apr 24, 2023Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆268Oct 11, 2024Updated last year