YosysHQ / arachne-pnr
Place and route tool for FPGAs
☆417Updated 5 years ago
Alternatives and similar repositories for arachne-pnr:
Users that are interested in arachne-pnr are comparing it to the libraries listed below
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,031Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆405Updated last month
- Documenting the Xilinx 7-series bit-stream format.☆781Updated this week
- Open FPGA tools☆259Updated 4 years ago
- VHDL synthesis (based on ghdl)☆318Updated last month
- The original high performance and small footprint system-on-chip based on Migen™☆317Updated this week
- public domain tools for FPGAs☆326Updated 8 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,239Updated this week
- A Python toolbox for building complex digital hardware☆1,249Updated last week
- nextpnr portable FPGA place and route tool☆1,377Updated this week
- 32-bit RISC-V system on chip for iCE40 FPGAs☆303Updated last year
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆568Updated 4 years ago
- Multi-platform nightly builds of open source FPGA tools☆294Updated 3 years ago
- Small footprint and configurable DRAM core☆390Updated last month
- An open source USB bootloader for FPGAs☆360Updated last year
- mor1kx - an OpenRISC 1000 processor IP core☆512Updated 4 months ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆758Updated last week
- GPL v3 2D/3D graphics engine in verilog☆663Updated 10 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆666Updated 3 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆280Updated this week
- Example designs showing different ways to use F4PGA toolchains.☆272Updated 10 months ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆414Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆425Updated this week
- VHDL compiler and simulator☆666Updated this week
- An abstraction library for interfacing EDA tools☆662Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,053Updated this week
- Open source design files for the TinyFPGA B-Series boards.☆190Updated 3 years ago
- Bus bridges and other odds and ends☆518Updated last week
- Small footprint and configurable PCIe core☆501Updated last week
- Small footprint and configurable Ethernet core☆222Updated this week