Package manager and build abstraction tool for FPGA/ASIC development
☆1,420Jun 8, 2026Updated this week
Alternatives and similar repositories for fusesoc
Users that are interested in fusesoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An abstraction library for interfacing EDA tools☆771Apr 24, 2026Updated last month
- FuseSoC standard core library☆165Apr 28, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,399Updated this week
- SERV - The SErial RISC-V CPU☆1,812Feb 19, 2026Updated 3 months ago
- Build your hardware, easily!☆3,927Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A modern hardware definition language and toolchain based on Python☆2,028May 25, 2026Updated 2 weeks ago
- Yosys Open SYnthesis Suite☆4,513Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,907Jun 3, 2026Updated last week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆828May 14, 2026Updated 3 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- A Python toolbox for building complex digital hardware☆1,327Jan 5, 2026Updated 5 months ago
- Universal utility for programming FPGA☆1,651Jun 4, 2026Updated last week
- Verilog library for ASIC and FPGA designers☆1,421May 8, 2024Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,858Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- An Open-source FPGA IP Generator☆1,111Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,593Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,203Jun 27, 2024Updated last year
- Hardware Description Languages☆1,151Apr 6, 2026Updated 2 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,824Mar 25, 2026Updated 2 months ago
- Example LED blinking project for your FPGA dev board of choice☆194Feb 28, 2026Updated 3 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,159Feb 11, 2026Updated 4 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,679Updated this week
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆606Jul 30, 2025Updated 10 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Code generation tool for control and status registers☆463May 30, 2026Updated 2 weeks ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆609Jan 3, 2026Updated 5 months ago
- nextpnr portable FPGA place and route tool☆1,694Jun 5, 2026Updated last week
- Documenting the Xilinx 7-series bit-stream format.☆893Jun 5, 2025Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆518Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆378Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,416Jun 5, 2026Updated last week
- An open-source static random access memory (SRAM) compiler.☆1,069May 15, 2026Updated 3 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆225May 19, 2026Updated 3 weeks ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆447Apr 22, 2026Updated last month
- Common SystemVerilog components☆757Jun 5, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,960Updated this week
- SystemVerilog to Verilog conversion☆736Mar 28, 2026Updated 2 months ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆261Jun 6, 2026Updated last week
- OpenTitan: Open source silicon root of trust☆3,447Updated this week