Package manager and build abstraction tool for FPGA/ASIC development
☆1,447Aug 11, 2026Updated this week
Alternatives and similar repositories for fusesoc
Users that are interested in fusesoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An abstraction library for interfacing EDA tools☆786Updated this week
- FuseSoC standard core library☆169Apr 28, 2026Updated 3 months ago
- cocotb: Python-based chip (RTL) verification☆2,471Updated this week
- SERV - The SErial RISC-V CPU☆1,857Jul 10, 2026Updated last month
- Build your hardware, easily!☆4,041Aug 6, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,007Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆843Updated this week
- A modern hardware definition language and toolchain based on Python☆2,066Updated this week
- Yosys Open SYnthesis Suite☆4,663Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆340Dec 11, 2024Updated last year
- A Python toolbox for building complex digital hardware☆1,331Jan 5, 2026Updated 7 months ago
- Universal utility for programming FPGA☆1,705Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,907Updated this week
- Verilog library for ASIC and FPGA designers☆1,436May 8, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,652Aug 5, 2026Updated last week
- An Open-source FPGA IP Generator☆1,133Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,324Jul 31, 2026Updated last week
- Hardware Description Languages☆1,166Jul 9, 2026Updated last month
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,896Mar 25, 2026Updated 4 months ago
- Example LED blinking project for your FPGA dev board of choice☆197Feb 28, 2026Updated 5 months ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,220Feb 11, 2026Updated 6 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,839Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆618Jan 3, 2026Updated 7 months ago
- Code generation tool for control and status registers☆464Jul 16, 2026Updated 3 weeks ago
- nextpnr portable FPGA place and route tool☆1,724Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆905Jun 5, 2025Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆538Aug 5, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆387Updated this week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆457Apr 22, 2026Updated 3 months ago
- An open-source static random access memory (SRAM) compiler.☆1,115Jul 18, 2026Updated 3 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,430Jun 18, 2026Updated last month
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Jul 23, 2026Updated 2 weeks ago
- Common SystemVerilog components☆781Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,063Updated this week
- Rocket Chip Generator☆3,840Jun 2, 2026Updated 2 months ago
- SystemVerilog to Verilog conversion☆748Mar 28, 2026Updated 4 months ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆267Jul 30, 2026Updated 2 weeks ago