Package manager and build abstraction tool for FPGA/ASIC development
☆1,479Oct 23, 2026Updated last week
Alternatives and similar repositories for fusesoc
Users that are interested in fusesoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- FuseSoC standard core library☆172Oct 19, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,558Updated this week
- SERV - The SErial RISC-V CPU☆1,912Aug 25, 2026Updated 2 months ago
- Build your hardware, easily!☆4,186Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,147Updated this week
- Yosys Open SYnthesis Suite☆4,857Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆854Oct 23, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,973Updated this week
- A modern hardware definition language and toolchain based on Python☆2,119Sep 18, 2026Updated last month
- A Python toolbox for building complex digital hardware☆1,330Jan 5, 2026Updated 9 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,301Oct 13, 2026Updated 2 weeks ago
- Universal utility for programming FPGA☆1,781Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,742Updated this week
- Verilog library for ASIC and FPGA designers☆1,440May 8, 2024Updated 2 years ago
- Code generation tool for control and status registers☆476Sep 11, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated last month
- A dependency management tool for hardware projects.☆401Oct 22, 2026Updated last week
- Hardware Description Languages☆1,184Jul 9, 2026Updated 3 months ago
- Verilator open-source SystemVerilog simulator and lint system☆4,048Updated this week
- nextpnr portable FPGA place and route tool☆1,785Updated this week
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Modular hardware build system☆1,239Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,991Mar 25, 2026Updated 7 months ago
- An Open-source FPGA IP Generator☆1,166Updated this week
- Example LED blinking project for your FPGA dev board of choice☆199Feb 28, 2026Updated 8 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆560Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,180Updated this week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆634Jan 3, 2026Updated 9 months ago
- SystemVerilog compiler and language services☆1,174Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,316Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆926Jun 5, 2025Updated last year
- Common SystemVerilog components☆812Sep 18, 2026Updated last month
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆267Oct 24, 2026Updated last week
- Scala based HDL☆2,054Updated this week
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆265Oct 6, 2026Updated 3 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week