Package manager and build abstraction tool for FPGA/ASIC development
☆1,439Jul 2, 2026Updated 3 weeks ago
Alternatives and similar repositories for fusesoc
Users that are interested in fusesoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An abstraction library for interfacing EDA tools☆781Jul 2, 2026Updated 3 weeks ago
- FuseSoC standard core library☆166Apr 28, 2026Updated 2 months ago
- cocotb: Python-based chip (RTL) verification☆2,450Updated this week
- SERV - The SErial RISC-V CPU☆1,834Jul 10, 2026Updated last week
- Build your hardware, easily!☆4,007Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,982Jul 14, 2026Updated last week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆839May 14, 2026Updated 2 months ago
- A modern hardware definition language and toolchain based on Python☆2,056Jul 16, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,622Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- A Python toolbox for building complex digital hardware☆1,329Jan 5, 2026Updated 6 months ago
- Universal utility for programming FPGA☆1,689Jul 14, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,895Updated this week
- Verilog library for ASIC and FPGA designers☆1,434May 8, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,630Updated this week
- An Open-source FPGA IP Generator☆1,126Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,278Jun 27, 2024Updated 2 years ago
- Hardware Description Languages☆1,162Jul 9, 2026Updated 2 weeks ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,868Mar 25, 2026Updated 3 months ago
- Example LED blinking project for your FPGA dev board of choice☆196Feb 28, 2026Updated 4 months ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated 11 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,198Feb 11, 2026Updated 5 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,766Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆615Jan 3, 2026Updated 6 months ago
- Code generation tool for control and status registers☆463Jul 16, 2026Updated last week
- nextpnr portable FPGA place and route tool☆1,712Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆903Jun 5, 2025Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆533Jul 16, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆675Jul 7, 2026Updated 2 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆381Updated this week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆453Apr 22, 2026Updated 3 months ago
- An open-source static random access memory (SRAM) compiler.☆1,095Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,428Jun 18, 2026Updated last month
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Jun 22, 2026Updated last month
- Common SystemVerilog components☆768Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,030Updated this week
- Rocket Chip Generator☆3,824Jun 2, 2026Updated last month
- SystemVerilog to Verilog conversion☆741Mar 28, 2026Updated 3 months ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆265Jun 6, 2026Updated last month