Package manager and build abstraction tool for FPGA/ASIC development
☆1,410Feb 13, 2026Updated 2 months ago
Alternatives and similar repositories for fusesoc
Users that are interested in fusesoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An abstraction library for interfacing EDA tools☆762Apr 24, 2026Updated last week
- FuseSoC standard core library☆162Updated this week
- cocotb: Python-based chip (RTL) verification☆2,354Updated this week
- SERV - The SErial RISC-V CPU☆1,791Feb 19, 2026Updated 2 months ago
- Build your hardware, easily!☆3,851Apr 27, 2026Updated last week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A modern hardware definition language and toolchain based on Python☆1,998Apr 24, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,423Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆826Apr 22, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,864Apr 14, 2026Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆339Dec 11, 2024Updated last year
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated 3 months ago
- Universal utility for programming FPGA☆1,615Apr 26, 2026Updated last week
- Verilog library for ASIC and FPGA designers☆1,410May 8, 2024Updated last year
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,829Mar 13, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,566Apr 22, 2026Updated last week
- An Open-source FPGA IP Generator☆1,094Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,127Jun 27, 2024Updated last year
- Hardware Description Languages☆1,142Apr 6, 2026Updated 3 weeks ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,769Mar 25, 2026Updated last month
- Example LED blinking project for your FPGA dev board of choice☆192Feb 28, 2026Updated 2 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,133Feb 11, 2026Updated 2 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,568Updated this week
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆604Jul 30, 2025Updated 9 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Code generation tool for control and status registers☆455Apr 19, 2026Updated 2 weeks ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆603Jan 3, 2026Updated 4 months ago
- nextpnr portable FPGA place and route tool☆1,658Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆875Jun 5, 2025Updated 10 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆504Apr 24, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,048Apr 17, 2026Updated 2 weeks ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,412Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆224Dec 23, 2025Updated 4 months ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆429Apr 22, 2026Updated last week
- Common SystemVerilog components☆738Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,913Updated this week
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆258Apr 23, 2026Updated last week
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- OpenTitan: Open source silicon root of trust☆3,328Updated this week