Package manager and build abstraction tool for FPGA/ASIC development
☆1,426Jun 17, 2026Updated 2 weeks ago
Alternatives and similar repositories for fusesoc
Users that are interested in fusesoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An abstraction library for interfacing EDA tools☆774Updated this week
- FuseSoC standard core library☆166Apr 28, 2026Updated 2 months ago
- cocotb: Python-based chip (RTL) verification☆2,422Jun 24, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,822Jun 17, 2026Updated 2 weeks ago
- Build your hardware, easily!☆3,969Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A modern hardware definition language and toolchain based on Python☆2,037May 25, 2026Updated last month
- VUnit is a unit testing framework for VHDL/SystemVerilog☆835May 14, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,553Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,933Jun 11, 2026Updated 3 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- A Python toolbox for building complex digital hardware☆1,328Jan 5, 2026Updated 5 months ago
- Universal utility for programming FPGA☆1,664Jun 25, 2026Updated last week
- Verilog library for ASIC and FPGA designers☆1,429May 8, 2024Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,877Jun 22, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An Open-source FPGA IP Generator☆1,118Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Jun 26, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,233Jun 27, 2024Updated 2 years ago
- Hardware Description Languages☆1,158Apr 6, 2026Updated 2 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,839Mar 25, 2026Updated 3 months ago
- Example LED blinking project for your FPGA dev board of choice☆194Feb 28, 2026Updated 4 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,177Feb 11, 2026Updated 4 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,707Updated this week
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆606Jul 30, 2025Updated 11 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Code generation tool for control and status registers☆464May 30, 2026Updated last month
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆610Jan 3, 2026Updated 6 months ago
- nextpnr portable FPGA place and route tool☆1,699Jun 21, 2026Updated last week
- Documenting the Xilinx 7-series bit-stream format.☆897Jun 5, 2025Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆671Jun 16, 2026Updated 2 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆522Jun 23, 2026Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆379Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,423Jun 18, 2026Updated 2 weeks ago
- An open-source static random access memory (SRAM) compiler.☆1,084Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆225Jun 22, 2026Updated last week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆451Apr 22, 2026Updated 2 months ago
- Common SystemVerilog components☆762Jun 26, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,983Updated this week
- SystemVerilog to Verilog conversion☆739Mar 28, 2026Updated 3 months ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆261Jun 6, 2026Updated 3 weeks ago
- OpenTitan: Open source silicon root of trust☆3,502Updated this week