Alternatives and similar repositories for fusesoc:

Users that are interested in fusesoc are comparing it to the libraries listed below

• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,551Updated 3 weeks ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆675Updated last week
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆577Updated 4 years ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,416Updated this week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,040Updated 2 months ago
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆768Updated 2 weeks ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆866Updated last year
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,375Updated 2 months ago
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆795Updated last week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆649Updated 5 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆613Updated last week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆674Updated last month
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,948Updated this week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,271Updated 11 months ago
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆887Updated 2 weeks ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆599Updated 3 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆537Updated 2 months ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆441Updated last week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,512Updated last week
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆598Updated 3 years ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆565Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,014Updated this week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆688Updated last month
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆527Updated 2 weeks ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆906Updated 5 months ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆270Updated 7 months ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆381Updated 3 months ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆394Updated 3 weeks ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,249Updated this week
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,265Updated 2 months ago