olofk / fusesocLinks
Package manager and build abstraction tool for FPGA/ASIC development
☆1,300Updated 2 weeks ago
Alternatives and similar repositories for fusesoc
Users that are interested in fusesoc are comparing it to the libraries listed below
Sorting:
- VUnit is a unit testing framework for VHDL/SystemVerilog☆778Updated last month
- Verilog library for ASIC and FPGA designers☆1,300Updated last year
- An abstraction library for interfacing EDA tools☆695Updated last week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆667Updated 3 weeks ago
- Documenting the Xilinx 7-series bit-stream format.☆803Updated 2 weeks ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆580Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,080Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,009Updated this week
- SystemVerilog to Verilog conversion☆639Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,568Updated last week
- SERV - The SErial RISC-V CPU☆1,600Updated 2 weeks ago
- VeeR EH1 core☆883Updated 2 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆545Updated 2 months ago
- A small, light weight, RISC CPU soft core☆1,420Updated 4 months ago
- nextpnr portable FPGA place and route tool☆1,457Updated this week
- A Linux-capable RISC-V multicore for and by the world☆708Updated last month
- An open-source static random access memory (SRAM) compiler.☆911Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,308Updated this week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆399Updated last month
- Common SystemVerilog components☆627Updated this week
- Linux on LiteX-VexRiscv☆640Updated 2 weeks ago
- Bus bridges and other odds and ends☆568Updated 2 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,110Updated this week
- Hardware Description Languages☆1,038Updated 4 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆918Updated 7 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆456Updated this week
- A Python toolbox for building complex digital hardware☆1,278Updated last week
- Random instruction generator for RISC-V processor verification☆1,135Updated 2 weeks ago
- An Open-source FPGA IP Generator☆922Updated this week
- VHDL compiler and simulator☆704Updated this week