olofk / fusesocLinks
Package manager and build abstraction tool for FPGA/ASIC development
☆1,345Updated 3 weeks ago
Alternatives and similar repositories for fusesoc
Users that are interested in fusesoc are comparing it to the libraries listed below
Sorting:
- Documenting the Xilinx 7-series bit-stream format.☆828Updated 3 months ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆792Updated last month
- An abstraction library for interfacing EDA tools☆715Updated last week
- nextpnr portable FPGA place and route tool☆1,526Updated this week
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆593Updated 2 months ago
- cocotb: Python-based chip (RTL) verification☆2,102Updated this week
- Verilog library for ASIC and FPGA designers☆1,339Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,635Updated 2 weeks ago
- VeeR EH1 core☆898Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,651Updated last week
- An open-source static random access memory (SRAM) compiler.☆952Updated 3 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,146Updated this week
- A Linux-capable RISC-V multicore for and by the world☆738Updated last week
- A small, light weight, RISC CPU soft core☆1,466Updated last month
- Multi-platform nightly builds of open source digital design and verification tools☆1,180Updated this week
- SystemVerilog to Verilog conversion☆668Updated 3 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,123Updated 4 months ago
- Bus bridges and other odds and ends☆589Updated 5 months ago
- An Open-source FPGA IP Generator☆1,002Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated 2 months ago
- A Python toolbox for building complex digital hardware☆1,306Updated 3 months ago
- Linux on LiteX-VexRiscv☆659Updated 3 weeks ago
- Common SystemVerilog components☆660Updated last week
- Modular hardware build system☆1,088Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,382Updated last week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆408Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆611Updated this week
- VHDL compiler and simulator☆738Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆935Updated 10 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆471Updated last month