Package manager and build abstraction tool for FPGA/ASIC development
☆1,407Feb 13, 2026Updated 2 months ago
Alternatives and similar repositories for fusesoc
Users that are interested in fusesoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An abstraction library for interfacing EDA tools☆757Apr 1, 2026Updated last week
- FuseSoC standard core library☆161Mar 11, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,316Updated this week
- SERV - The SErial RISC-V CPU☆1,779Feb 19, 2026Updated last month
- Build your hardware, easily!☆3,817Apr 2, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A modern hardware definition language and toolchain based on Python☆1,975Mar 16, 2026Updated 3 weeks ago
- Yosys Open SYnthesis Suite☆4,397Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,836Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆821Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆339Dec 11, 2024Updated last year
- A Python toolbox for building complex digital hardware☆1,321Jan 5, 2026Updated 3 months ago
- Verilog library for ASIC and FPGA designers☆1,408May 8, 2024Updated last year
- Universal utility for programming FPGA☆1,590Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,807Mar 13, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,546Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,092Jun 27, 2024Updated last year
- An Open-source FPGA IP Generator☆1,079Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,749Mar 25, 2026Updated 2 weeks ago
- Hardware Description Languages☆1,141Apr 6, 2026Updated last week
- Example LED blinking project for your FPGA dev board of choice☆191Feb 28, 2026Updated last month
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆603Jul 30, 2025Updated 8 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,106Feb 11, 2026Updated 2 months ago
- Code generation tool for control and status registers☆452Apr 2, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆599Jan 3, 2026Updated 3 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,517Updated this week
- nextpnr portable FPGA place and route tool☆1,647Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆869Jun 5, 2025Updated 10 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆499Mar 30, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆661Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆371Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,409Updated this week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆425Mar 20, 2026Updated 3 weeks ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- An open-source static random access memory (SRAM) compiler.☆1,036Mar 12, 2026Updated last month
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆223Dec 23, 2025Updated 3 months ago
- Common SystemVerilog components☆733Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,886Updated this week
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆256Updated this week
- SystemVerilog to Verilog conversion☆713Mar 28, 2026Updated 2 weeks ago
- OpenTitan: Open source silicon root of trust☆3,280Updated this week