Package manager and build abstraction tool for FPGA/ASIC development
☆1,462Sep 12, 2026Updated last week
Alternatives and similar repositories for fusesoc
Users that are interested in fusesoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An abstraction library for interfacing EDA tools☆796Sep 15, 2026Updated last week
- FuseSoC standard core library☆172Aug 19, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,513Updated this week
- SERV - The SErial RISC-V CPU☆1,887Aug 25, 2026Updated 3 weeks ago
- Build your hardware, easily!☆4,118Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VUnit is a unit testing framework for VHDL/SystemVerilog☆844Sep 11, 2026Updated last week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,063Updated this week
- A modern hardware definition language and toolchain based on Python☆2,090Updated this week
- Yosys Open SYnthesis Suite☆4,764Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- A Python toolbox for building complex digital hardware☆1,329Jan 5, 2026Updated 8 months ago
- Universal utility for programming FPGA☆1,738Sep 15, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,940Updated this week
- Verilog library for ASIC and FPGA designers☆1,441May 8, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,704Updated this week
- An Open-source FPGA IP Generator☆1,154Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,383Sep 7, 2026Updated 2 weeks ago
- Hardware Description Languages☆1,172Jul 9, 2026Updated 2 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,943Mar 25, 2026Updated 5 months ago
- Example LED blinking project for your FPGA dev board of choice☆198Feb 28, 2026Updated 6 months ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,268Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,945Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆625Jan 3, 2026Updated 8 months ago
- Code generation tool for control and status registers☆471Sep 11, 2026Updated last week
- nextpnr portable FPGA place and route tool☆1,754Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆915Jun 5, 2025Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆548Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆684Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆396Updated this week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆463Apr 22, 2026Updated 5 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,430Sep 10, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An open-source static random access memory (SRAM) compiler.☆1,136Aug 16, 2026Updated last month
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Updated this week
- Common SystemVerilog components☆800Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,125Updated this week
- Rocket Chip Generator☆3,870Sep 13, 2026Updated last week
- SystemVerilog to Verilog conversion☆753Aug 18, 2026Updated last month
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆268Updated this week