Package manager and build abstraction tool for FPGA/ASIC development
☆1,475Sep 25, 2026Updated 2 weeks ago
Alternatives and similar repositories for fusesoc
Users that are interested in fusesoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- FuseSoC standard core library☆172Aug 19, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,539Updated this week
- SERV - The SErial RISC-V CPU☆1,901Aug 25, 2026Updated last month
- Build your hardware, easily!☆4,155Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- VUnit is a unit testing framework for VHDL/SystemVerilog☆848Oct 3, 2026Updated last week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,102Updated this week
- A modern hardware definition language and toolchain based on Python☆2,104Sep 18, 2026Updated 3 weeks ago
- Yosys Open SYnthesis Suite☆4,803Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- A Python toolbox for building complex digital hardware☆1,330Jan 5, 2026Updated 9 months ago
- Universal utility for programming FPGA☆1,753Oct 6, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,958Sep 23, 2026Updated 2 weeks ago
- Verilog library for ASIC and FPGA designers☆1,442May 8, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,721Sep 24, 2026Updated 2 weeks ago
- An Open-source FPGA IP Generator☆1,162Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,391Sep 7, 2026Updated last month
- Hardware Description Languages☆1,181Jul 9, 2026Updated 3 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,966Mar 25, 2026Updated 6 months ago
- Example LED blinking project for your FPGA dev board of choice☆199Feb 28, 2026Updated 7 months ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,283Sep 27, 2026Updated 2 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆4,008Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆630Jan 3, 2026Updated 9 months ago
- Code generation tool for control and status registers☆471Sep 11, 2026Updated last month
- nextpnr portable FPGA place and route tool☆1,771Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆924Jun 5, 2025Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆556Sep 19, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆399Updated this week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆466Apr 22, 2026Updated 5 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,432Sep 10, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Sep 20, 2026Updated 3 weeks ago
- An open-source static random access memory (SRAM) compiler.☆1,153Oct 2, 2026Updated last week
- Common SystemVerilog components☆808Sep 18, 2026Updated 3 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,156Updated this week
- Rocket Chip Generator☆3,884Sep 13, 2026Updated last month
- SystemVerilog to Verilog conversion☆755Aug 18, 2026Updated last month
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆268Oct 4, 2026Updated last week