olofk / fusesocLinks
Package manager and build abstraction tool for FPGA/ASIC development
☆1,344Updated 2 weeks ago
Alternatives and similar repositories for fusesoc
Users that are interested in fusesoc are comparing it to the libraries listed below
Sorting:
- cocotb: Python-based chip (RTL) verification☆2,117Updated this week
- An abstraction library for interfacing EDA tools☆716Updated last week
- nextpnr portable FPGA place and route tool☆1,532Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆792Updated 2 months ago
- SERV - The SErial RISC-V CPU☆1,659Updated last week
- Verilog library for ASIC and FPGA designers☆1,341Updated last year
- A small, light weight, RISC CPU soft core☆1,465Updated 2 months ago
- Documenting the Xilinx 7-series bit-stream format.☆830Updated 4 months ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆596Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,646Updated last month
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆672Updated 3 months ago
- VeeR EH1 core☆901Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆741Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆670Updated 4 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,130Updated 4 months ago
- Bus bridges and other odds and ends☆593Updated 6 months ago
- An open-source static random access memory (SRAM) compiler.☆956Updated last week
- An Open-source FPGA IP Generator☆1,011Updated this week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆409Updated 3 weeks ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,150Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,385Updated last week
- Modular hardware build system☆1,093Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆936Updated 11 months ago
- Linux on LiteX-VexRiscv☆665Updated last month
- Multi-platform nightly builds of open source digital design and verification tools☆1,197Updated last week
- A Python toolbox for building complex digital hardware☆1,308Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆612Updated 2 weeks ago
- Common SystemVerilog components☆665Updated 3 weeks ago
- mor1kx - an OpenRISC 1000 processor IP core☆556Updated 2 months ago
- The OpenPiton Platform☆732Updated 3 weeks ago