Package manager and build abstraction tool for FPGA/ASIC development
☆1,453Aug 24, 2026Updated last week
Alternatives and similar repositories for fusesoc
Users that are interested in fusesoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An abstraction library for interfacing EDA tools☆790Aug 12, 2026Updated 3 weeks ago
- FuseSoC standard core library☆170Aug 19, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,486Updated this week
- SERV - The SErial RISC-V CPU☆1,878Aug 25, 2026Updated last week
- Build your hardware, easily!☆4,064Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,032Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆845Aug 13, 2026Updated 2 weeks ago
- Yosys Open SYnthesis Suite☆4,727Updated this week
- A modern hardware definition language and toolchain based on Python☆2,075Aug 23, 2026Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- A Python toolbox for building complex digital hardware☆1,329Jan 5, 2026Updated 7 months ago
- Universal utility for programming FPGA☆1,719Aug 26, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,924Updated this week
- Verilog library for ASIC and FPGA designers☆1,436May 8, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,675Updated this week
- An Open-source FPGA IP Generator☆1,141Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,371Jul 31, 2026Updated last month
- Hardware Description Languages☆1,169Jul 9, 2026Updated last month
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,925Mar 25, 2026Updated 5 months ago
- Example LED blinking project for your FPGA dev board of choice☆197Feb 28, 2026Updated 6 months ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,239Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,890Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆621Jan 3, 2026Updated 7 months ago
- Code generation tool for control and status registers☆468Aug 16, 2026Updated 2 weeks ago
- nextpnr portable FPGA place and route tool☆1,743Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆909Jun 5, 2025Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆543Aug 5, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆390Updated this week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆462Apr 22, 2026Updated 4 months ago
- An open-source static random access memory (SRAM) compiler.☆1,124Aug 16, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,430Aug 23, 2026Updated last week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Aug 25, 2026Updated last week
- Common SystemVerilog components☆792Aug 21, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,089Updated this week
- Rocket Chip Generator☆3,855Jun 2, 2026Updated 3 months ago
- SystemVerilog to Verilog conversion☆749Aug 18, 2026Updated 2 weeks ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆268Updated this week