Package manager and build abstraction tool for FPGA/ASIC development
☆1,417May 10, 2026Updated last week
Alternatives and similar repositories for fusesoc
Users that are interested in fusesoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated 3 weeks ago
- FuseSoC standard core library☆164Apr 28, 2026Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,379Updated this week
- SERV - The SErial RISC-V CPU☆1,801Feb 19, 2026Updated 3 months ago
- Build your hardware, easily!☆3,884Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A modern hardware definition language and toolchain based on Python☆2,010Apr 28, 2026Updated 3 weeks ago
- Yosys Open SYnthesis Suite☆4,464Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆826May 14, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,883May 7, 2026Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆342Dec 11, 2024Updated last year
- A Python toolbox for building complex digital hardware☆1,324Jan 5, 2026Updated 4 months ago
- Universal utility for programming FPGA☆1,635Updated this week
- Verilog library for ASIC and FPGA designers☆1,419May 8, 2024Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,846Mar 13, 2026Updated 2 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- An Open-source FPGA IP Generator☆1,104Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,581May 15, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,149Jun 27, 2024Updated last year
- Hardware Description Languages☆1,147Apr 6, 2026Updated last month
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,793Mar 25, 2026Updated last month
- Example LED blinking project for your FPGA dev board of choice☆194Feb 28, 2026Updated 2 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,142Feb 11, 2026Updated 3 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,622Updated this week
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆605Jul 30, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Code generation tool for control and status registers☆455Apr 19, 2026Updated last month
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆607Jan 3, 2026Updated 4 months ago
- nextpnr portable FPGA place and route tool☆1,671Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆883Jun 5, 2025Updated 11 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆510May 12, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆664May 11, 2026Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,413May 12, 2026Updated last week
- An open-source static random access memory (SRAM) compiler.☆1,060May 15, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆225May 13, 2026Updated last week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆429Apr 22, 2026Updated last month
- Common SystemVerilog components☆751Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,939May 13, 2026Updated last week
- SystemVerilog to Verilog conversion☆728Mar 28, 2026Updated last month
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆258May 15, 2026Updated last week
- OpenTitan: Open source silicon root of trust☆3,376Updated this week