Package manager and build abstraction tool for FPGA/ASIC development
☆1,389Feb 13, 2026Updated 2 weeks ago
Alternatives and similar repositories for fusesoc
Users that are interested in fusesoc are comparing it to the libraries listed below
Sorting:
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated last week
- FuseSoC standard core library☆155Updated this week
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- Build your hardware, easily!☆3,739Feb 25, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,305Updated this week
- A modern hardware definition language and toolchain based on Python☆1,910Feb 16, 2026Updated 2 weeks ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆818Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated 2 weeks ago
- Universal utility for programming FPGA☆1,554Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆335Dec 11, 2024Updated last year
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- An Open-source FPGA IP Generator☆1,056Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,717Sep 15, 2025Updated 5 months ago
- nextpnr portable FPGA place and route tool☆1,623Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆851Jun 5, 2025Updated 8 months ago
- Hardware Description Languages☆1,115Jul 14, 2025Updated 7 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,398Jan 5, 2026Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆3,381Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Example LED blinking project for your FPGA dev board of choice☆190Updated this week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆596Jan 3, 2026Updated 2 months ago
- An open-source static random access memory (SRAM) compiler.☆1,012Jan 16, 2026Updated last month
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆683Jan 8, 2022Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆221Dec 23, 2025Updated 2 months ago
- Scala based HDL☆1,928Feb 18, 2026Updated last week
- Code generation tool for control and status registers☆448Jan 7, 2026Updated last month
- Common SystemVerilog components☆713Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆491Feb 24, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 3 weeks ago
- SystemVerilog to Verilog conversion☆704Nov 24, 2025Updated 3 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆360Updated this week
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆601Jul 30, 2025Updated 7 months ago