Open-source FPGA research and prototyping framework.
☆210Aug 8, 2024Updated last year
Alternatives and similar repositories for prga
Users that are interested in prga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆223Updated this week
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- An Open-source FPGA IP Generator☆1,062Updated this week
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆147Mar 17, 2023Updated 3 years ago
- The OpenPiton Platform☆777Feb 25, 2026Updated 3 weeks ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- ☆14Feb 28, 2023Updated 3 years ago
- OpenFPGA☆34Mar 12, 2018Updated 8 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,213Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆303Mar 17, 2026Updated last week
- Build Customized FPGA Implementations for Vivado☆356Mar 4, 2026Updated 2 weeks ago
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated last week
- The Shang high-level synthesis framework☆120May 29, 2014Updated 11 years ago
- OpenPiton Design Benchmark☆28Mar 6, 2023Updated 3 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆314Mar 6, 2026Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆709Nov 24, 2025Updated 4 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Aug 20, 2022Updated 3 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆286Dec 8, 2025Updated 3 months ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Feb 11, 2020Updated 6 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆98Jan 29, 2026Updated last month
- MAPLE's hardware-software co-design allows programs to perform long-latency memory accesses asynchronously from the core, avoiding pipeli…☆21Feb 22, 2024Updated 2 years ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆17Dec 4, 2020Updated 5 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- A list of resources related to the open-source FPGA projects☆446Nov 26, 2022Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆784Updated this week
- Xilinx Unisim Library in Verilog☆86Jul 22, 2020Updated 5 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆451Mar 8, 2026Updated 2 weeks ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Apr 30, 2025Updated 10 months ago
- 360nosc0pe Yocto build environment☆12Aug 27, 2018Updated 7 years ago
- Next generation CGRA generator☆119Updated this week
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- ☆24Mar 28, 2023Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42May 24, 2020Updated 5 years ago
- Yosys Open SYnthesis Suite☆4,348Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆464Sep 13, 2024Updated last year
- ☆46Sep 13, 2024Updated last year
- Documenting the Xilinx 7-series bit-stream format.☆860Jun 5, 2025Updated 9 months ago