Open-source FPGA research and prototyping framework.
β211Aug 8, 2024Updated last year
Alternatives and similar repositories for prga
Users that are interested in prga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain ποΈβ252Updated this week
- Cross compile FPGA toolsβ21Jan 4, 2021Updated 5 years ago
- An Open-source FPGA IP Generatorβ1,094Updated this week
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGAβ151Mar 17, 2023Updated 3 years ago
- The OpenPiton Platformβ784Feb 25, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways β’ AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- IP-core package generator for AXI4/Avalonβ23Nov 25, 2018Updated 7 years ago
- β14Feb 28, 2023Updated 3 years ago
- OpenFPGAβ34Mar 12, 2018Updated 8 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Researchβ1,222Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.β306Updated this week
- Build Customized FPGA Implementations for Vivadoβ370Apr 25, 2026Updated last week
- An abstraction library for interfacing EDA toolsβ762Apr 24, 2026Updated last week
- The Shang high-level synthesis frameworkβ120May 29, 2014Updated 11 years ago
- OpenPiton Design Benchmarkβ28Mar 6, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer β’ AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hammer: Highly Agile Masks Made Effortlessly from RTLβ315Mar 6, 2026Updated last month
- SystemVerilog to Verilog conversionβ725Mar 28, 2026Updated last month
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI workβ¦β10Jan 13, 2022Updated 4 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generatorβ290Dec 8, 2025Updated 4 months ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGAβ92Feb 11, 2020Updated 6 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.β98Jan 29, 2026Updated 3 months ago
- MAPLE's hardware-software co-design allows programs to perform long-latency memory accesses asynchronously from the core, avoiding pipeliβ¦β21Feb 22, 2024Updated 2 years ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in betweenβ¦β18Dec 4, 2020Updated 5 years ago
- FPGA config visualized. demo:β20Mar 17, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways β’ AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- π₯ Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.β32Aug 20, 2022Updated 3 years ago
- A list of resources related to the open-source FPGA projectsβ451Nov 26, 2022Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the worldβ798Apr 24, 2026Updated last week
- Xilinx Unisim Library in Verilogβ88Jul 22, 2020Updated 5 years ago
- A bit-serial CPUβ20Sep 29, 2019Updated 6 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compilβ¦β458Apr 5, 2026Updated 3 weeks ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkitβ93Apr 30, 2025Updated last year
- 360nosc0pe Yocto build environmentβ12Aug 27, 2018Updated 7 years ago
- Interfacing VHDL and foreign languages with VUnitβ15Feb 20, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer β’ AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Next generation CGRA generatorβ120Updated this week
- β23Mar 28, 2023Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip developmentβ42May 24, 2020Updated 5 years ago
- Yosys Open SYnthesis Suiteβ4,423Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.β465Sep 13, 2024Updated last year
- β46Sep 13, 2024Updated last year
- Documenting the Xilinx 7-series bit-stream format.β875Jun 5, 2025Updated 10 months ago