PrincetonUniversity / prgaLinks
Open-source FPGA research and prototyping framework.
☆209Updated last year
Alternatives and similar repositories for prga
Users that are interested in prga are comparing it to the libraries listed below
Sorting:
- Fabric generator and CAD tools.☆193Updated this week
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated 11 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- FPGA tool performance profiling☆102Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆179Updated 3 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆155Updated last month
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year
- SystemVerilog synthesis tool☆208Updated 5 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- SystemVerilog frontend for Yosys☆151Updated last week
- FuseSoC standard core library☆146Updated 2 months ago
- A utility for Composing FPGA designs from Peripherals☆183Updated 7 months ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆141Updated 2 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆107Updated 4 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆114Updated 4 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆119Updated last month
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Xilinx Unisim Library in Verilog☆84Updated 5 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆110Updated 3 months ago
- ACT hardware description language and core tools.☆119Updated last week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆286Updated 3 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆174Updated last month
- Mutation Cover with Yosys (MCY)☆85Updated 2 weeks ago
- ☆49Updated 4 months ago
- Main page☆126Updated 5 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆132Updated this week