PrincetonUniversity / prgaLinks
Open-source FPGA research and prototyping framework.
☆208Updated last year
Alternatives and similar repositories for prga
Users that are interested in prga are comparing it to the libraries listed below
Sorting:
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- Fabric generator and CAD tools.☆197Updated last week
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 2 weeks ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- FPGA tool performance profiling☆102Updated last year
- FuseSoC standard core library☆147Updated 4 months ago
- SystemVerilog synthesis tool☆215Updated 7 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- FOS - FPGA Operating System☆73Updated 5 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆116Updated 4 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆165Updated last week
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆115Updated 4 years ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆66Updated 2 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆296Updated last week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆269Updated 3 weeks ago
- SystemVerilog frontend for Yosys☆166Updated this week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆115Updated 5 months ago
- A SystemVerilog source file pickler.☆60Updated last year
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Mutation Cover with Yosys (MCY)☆87Updated last week