Open-source FPGA research and prototyping framework.
β211Aug 8, 2024Updated last year
Alternatives and similar repositories for prga
Users that are interested in prga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain ποΈβ259Updated this week
- Cross compile FPGA toolsβ21Jan 4, 2021Updated 5 years ago
- An Open-source FPGA IP Generatorβ1,104Updated this week
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGAβ152Mar 17, 2023Updated 3 years ago
- The OpenPiton Platformβ791Feb 25, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer β’ AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- IP-core package generator for AXI4/Avalonβ23Nov 25, 2018Updated 7 years ago
- β14Feb 28, 2023Updated 3 years ago
- OpenFPGAβ34Mar 12, 2018Updated 8 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Researchβ1,226Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.β306Updated this week
- Build Customized FPGA Implementations for Vivadoβ375May 16, 2026Updated last week
- An abstraction library for interfacing EDA toolsβ770Apr 24, 2026Updated 3 weeks ago
- The Shang high-level synthesis frameworkβ120May 29, 2014Updated 11 years ago
- OpenPiton Design Benchmarkβ28Mar 6, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer β’ AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Hammer: Highly Agile Masks Made Effortlessly from RTLβ318Mar 6, 2026Updated 2 months ago
- SystemVerilog to Verilog conversionβ728Mar 28, 2026Updated last month
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI workβ¦β10Jan 13, 2022Updated 4 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generatorβ292May 9, 2026Updated 2 weeks ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGAβ92Feb 11, 2020Updated 6 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.β98Jan 29, 2026Updated 3 months ago
- MAPLE's hardware-software co-design allows programs to perform long-latency memory accesses asynchronously from the core, avoiding pipeliβ¦β22Feb 22, 2024Updated 2 years ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in betweenβ¦β19Dec 4, 2020Updated 5 years ago
- FPGA config visualized. demo:β20Mar 17, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform β’ AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- π₯ Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.β33Aug 20, 2022Updated 3 years ago
- A list of resources related to the open-source FPGA projectsβ455Nov 26, 2022Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the worldβ803Apr 24, 2026Updated 3 weeks ago
- Xilinx Unisim Library in Verilogβ89Jul 22, 2020Updated 5 years ago
- A bit-serial CPUβ20Sep 29, 2019Updated 6 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compilβ¦β460Updated this week
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkitβ94Apr 30, 2025Updated last year
- 360nosc0pe Yocto build environmentβ12Aug 27, 2018Updated 7 years ago
- Next generation CGRA generatorβ120Updated this week
- GPU virtual machines on DigitalOcean Gradient AI β’ AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Interfacing VHDL and foreign languages with VUnitβ15Feb 20, 2020Updated 6 years ago
- β23Mar 28, 2023Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip developmentβ43May 24, 2020Updated 5 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.β466Sep 13, 2024Updated last year
- Yosys Open SYnthesis Suiteβ4,464Updated this week
- β46Sep 13, 2024Updated last year
- Documenting the Xilinx 7-series bit-stream format.β883Jun 5, 2025Updated 11 months ago