Copyleftist's Standard Cell Library
☆101May 2, 2024Updated last year
Alternatives and similar repositories for StdCellLib
Users that are interested in StdCellLib are comparing it to the libraries listed below
Sorting:
- A Qt5 based free VLSI development tool☆31Jun 24, 2018Updated 7 years ago
- ☆91Aug 17, 2019Updated 6 years ago
- ☆30Aug 19, 2019Updated 6 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 3 months ago
- 1st Testwafer for LibreSilicon☆28Aug 2, 2019Updated 6 years ago
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 6 years ago
- Free open source EDA tools☆66Oct 1, 2019Updated 6 years ago
- Coriolis VLSI EDA Tool (LIP6)☆79Jan 25, 2026Updated last month
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- Characterizer☆31Nov 19, 2025Updated 3 months ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- ☆18Dec 15, 2022Updated 3 years ago
- Hdl21 Schematics☆16Jan 24, 2024Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Nov 10, 2025Updated 3 months ago
- ☆44Jan 26, 2020Updated 6 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 2 weeks ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆59Aug 23, 2020Updated 5 years ago
- ☆19Oct 28, 2024Updated last year
- A C++ VLSI circuit schematic and layout database library☆15Jul 1, 2024Updated last year
- Fully Open Source FASOC generators built on top of open-source EDA tools☆315Oct 22, 2025Updated 4 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- ☆59Jul 11, 2025Updated 7 months ago
- An open-source static random access memory (SRAM) compiler.☆1,012Jan 16, 2026Updated last month
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆70Nov 26, 2025Updated 3 months ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- ☆39Apr 10, 2023Updated 2 years ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 4 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Nov 29, 2020Updated 5 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆18Jun 16, 2022Updated 3 years ago
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆283Dec 8, 2025Updated 2 months ago
- ☆26Sep 3, 2025Updated 5 months ago
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago
- Interchange formats for chip design.☆36Feb 15, 2026Updated last week
- An open source PDK using TIGFET 10nm devices.☆56Dec 19, 2022Updated 3 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- LAYout with Gridded Objects☆31Jun 18, 2020Updated 5 years ago