chipforge / StdCellLib
Copyleftist's Standard Cell Library
☆98Updated 10 months ago
Alternatives and similar repositories for StdCellLib:
Users that are interested in StdCellLib are comparing it to the libraries listed below
- Free open source EDA tools☆66Updated 5 years ago
- Documenting Lattice's 28nm FPGA parts☆142Updated last year
- ☆110Updated 4 years ago
- ☆91Updated 5 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Project X-Ray Database: XC7 Series☆66Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆86Updated 5 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆134Updated 3 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆111Updated last year
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆110Updated 3 years ago
- Prefix tree adder space exploration library☆57Updated 4 months ago
- Ultimate ECP5 development board☆104Updated 5 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 3 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆75Updated 3 years ago
- VHDL library 4 FPGAs☆175Updated this week
- Coriolis VLSI EDA Tool (LIP6)☆62Updated last month
- A single-wire bi-directional chip-to-chip interface for FPGAs☆117Updated 8 years ago
- Experimental flows using nextpnr for Xilinx devices☆229Updated 5 months ago
- PicoRV☆44Updated 5 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆40Updated 3 months ago
- FuseSoC standard core library☆129Updated 2 months ago
- ☆59Updated last year
- ☆79Updated 2 years ago
- ☆53Updated last year
- A Qt5 based free VLSI development tool☆30Updated 6 years ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆52Updated 4 years ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆37Updated last year
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆39Updated last week