chipforge/StdCellLib external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

chipforge/StdCellLib

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/chipforge/StdCellLib)

Close

chipforge / StdCellLibView on GitHubMore

• External links
• Readme badge

Copyleftist's Standard Cell Library

☆101May 2, 2024Updated last year

Alternatives and similar repositories for StdCellLib

Users that are interested in StdCellLib are comparing it to the libraries listed below

• leviathanch / qtflow

  View on GitHub
  A Qt5 based free VLSI development tool
  ☆31Jun 24, 2018Updated 7 years ago
• libresilicon / process

  View on GitHub
  ☆91Aug 17, 2019Updated 6 years ago
• leviathanch / libresiliconprocess

  View on GitHub
  ☆30Aug 19, 2019Updated 6 years ago
• libresilicon / PearlRiver

  View on GitHub
  1st Testwafer for LibreSilicon
  ☆28Aug 2, 2019Updated 6 years ago
• thesourcerer8 / StdCellLib

  View on GitHub
  LibreSilicon's Standard Cell Library Generator
  ☆22Oct 30, 2025Updated 4 months ago
• chipforge / PearlRiver

  View on GitHub
  1st Testwafer for LibreSilicon
  ☆15May 24, 2019Updated 6 years ago
• lip6 / coriolis

  View on GitHub
  Coriolis VLSI EDA Tool (LIP6)
  ☆81Jan 25, 2026Updated last month
• libresilicon / qtflow

  View on GitHub
  Free open source EDA tools
  ☆66Oct 1, 2019Updated 6 years ago
• snishizawa / libretto

  View on GitHub
  Characterizer
  ☆32Nov 19, 2025Updated 4 months ago
• mattvenn / logo-to-gds2

  View on GitHub
  ☆19Dec 15, 2022Updated 3 years ago
• Vlsir / Hdl21Schematics

  View on GitHub
  Hdl21 Schematics
  ☆16Jan 24, 2024Updated 2 years ago
• asicsforthemasses / LunaPnR

  View on GitHub
  LunaPnR is a place and router for integrated circuits
  ☆47Feb 11, 2026Updated last month
• ckchengucsd / SMT-based-STDCELL-Layout-Generator-for-PROBE2.0

  View on GitHub
  SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0
  ☆19Jul 22, 2020Updated 5 years ago
• foshardware / lsc

  View on GitHub
  Libre Silicon Compiler
  ☆22Apr 13, 2021Updated 4 years ago
• libresilicon / coriolis

  View on GitHub
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆15May 21, 2018Updated 7 years ago
• mineda-support / ICPS2023_5

  View on GitHub
  ☆59Jul 11, 2025Updated 8 months ago
• aolofsson / POSH

  View on GitHub
  ☆44Jan 26, 2020Updated 6 years ago
• StefanSchippers / xschem_sky130

  View on GitHub
  XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.
  ☆70Nov 26, 2025Updated 3 months ago
• ckchengucsd / SMT-based-STDCELL-Layout-Generator

  View on GitHub
  SMT-based-STDCELL-Layout-Generator
  ☆18Sep 30, 2021Updated 4 years ago
• s-holst / GDS2WebGL

  View on GitHub
  Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.
  ☆59Aug 23, 2020Updated 5 years ago
• vsdip / vsdsram

  View on GitHub
  An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…
  ☆14Jul 22, 2020Updated 5 years ago
• TinyTapeout / tinytapeout_gds_viewer

  View on GitHub
  Tiny Tapeout GDS Online Viewer
  ☆23Updated this week
• bluecheetah / cbag

  View on GitHub
  A C++ VLSI circuit schematic and layout database library
  ☆15Jul 1, 2024Updated last year
• AUCOHL / DFFRAM

  View on GitHub
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆164Nov 10, 2025Updated 4 months ago
• mattvenn / librelane_summary

  View on GitHub
  ☆26Sep 3, 2025Updated 6 months ago
• mabrains / OpenAnalogDesign

  View on GitHub
  Open Analog Design Environment
  ☆25May 19, 2023Updated 2 years ago
• VLSIDA / OpenRAM

  View on GitHub
  An open-source static random access memory (SRAM) compiler.
  ☆1,021Mar 12, 2026Updated last week
• asinghani / sky130-chip-vis

  View on GitHub
  Gate-level visualization generator for SKY130-based chip designs.
  ☆20Jul 22, 2021Updated 4 years ago
• d-m-bailey / cvc

  View on GitHub
  CVC: Circuit Validity Checker. Check for errors in CDL netlist.
  ☆34Dec 25, 2025Updated 2 months ago
• google / bigspicy

  View on GitHub
  ☆39Apr 10, 2023Updated 2 years ago
• TheOneKevin / icarusext

  View on GitHub
  iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.
  ☆11Mar 4, 2023Updated 3 years ago
• idea-fasoc / OpenFASOC

  View on GitHub
  Fully Open Source FASOC generators built on top of open-source EDA tools
  ☆323Oct 22, 2025Updated 4 months ago
• christoph-weiser / mpw7

  View on GitHub
  Efabless mpw7 submission
  ☆15May 6, 2024Updated last year
• ucb-art / laygo

  View on GitHub
  LAYout with Gridded Objects
  ☆32Jun 18, 2020Updated 5 years ago
• KenKundert / svg_schematic

  View on GitHub
  Generate SVG schematics and block diagrams without a mouse.
  ☆31Jul 5, 2025Updated 8 months ago
• ieee-ceda-datc / datc-rdf-calibrations

  View on GitHub
  ☆19Oct 28, 2024Updated last year
• jazvw / chip_art

  View on GitHub
  Convert an image to a GDS format for inclusion in a zerotoasic project
  ☆19Jun 16, 2022Updated 3 years ago
• Vlsir / Vlsir

  View on GitHub
  Interchange formats for chip design.
  ☆38Feb 15, 2026Updated last month
• RTimothyEdwards / qrouter

  View on GitHub
  Qrouter detail router for digital ASIC designs
  ☆57Nov 13, 2025Updated 4 months ago