chipforge / StdCellLib
Copyleftist's Standard Cell Library
☆98Updated 11 months ago
Alternatives and similar repositories for StdCellLib:
Users that are interested in StdCellLib are comparing it to the libraries listed below
- ☆112Updated 4 years ago
- ☆91Updated 5 years ago
- Free open source EDA tools☆66Updated 5 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆134Updated 3 years ago
- Documenting Lattice's 28nm FPGA parts☆142Updated last year
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆110Updated 3 years ago
- ☆59Updated last year
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Project X-Ray Database: XC7 Series☆66Updated 3 years ago
- Coriolis VLSI EDA Tool (LIP6)☆63Updated last week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆119Updated 8 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Ultimate ECP5 development board☆105Updated 5 years ago
- System on Chip toolkit for Amaranth HDL☆88Updated 6 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 3 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆113Updated last year
- Qrouter detail router for digital ASIC designs☆57Updated last week
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆54Updated 4 years ago
- VHDL library 4 FPGAs☆176Updated this week
- ☆79Updated 2 years ago
- A Qt5 based free VLSI development tool☆30Updated 6 years ago
- ☆110Updated last year
- ☆54Updated last year
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆43Updated 2 weeks ago
- FuseSoC standard core library☆133Updated 2 weeks ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆115Updated last week
- Experimental flows using nextpnr for Xilinx devices☆230Updated 6 months ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆100Updated 2 months ago
- Prefix tree adder space exploration library☆57Updated 5 months ago