chipforge / StdCellLib
Copyleftist's Standard Cell Library
☆97Updated 6 months ago
Related projects ⓘ
Alternatives and complementary repositories for StdCellLib
- Free open source EDA tools☆64Updated 5 years ago
- ☆87Updated 5 years ago
- ☆107Updated 3 years ago
- Documenting Lattice's 28nm FPGA parts☆143Updated 10 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆108Updated 3 years ago
- User-friendly explanation of Yosys options☆111Updated 3 years ago
- Coriolis VLSI EDA Tool (LIP6)☆54Updated this week
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆134Updated 2 years ago
- ☆76Updated 2 years ago
- Project X-Ray Database: XC7 Series☆63Updated 2 years ago
- System on Chip toolkit for Amaranth HDL☆84Updated last month
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆109Updated last year
- Mutation Cover with Yosys (MCY)☆77Updated last week
- ADMS is a code generator for the Verilog-AMS language☆94Updated last year
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 2 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆114Updated 8 years ago
- CoreScore☆135Updated 2 months ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆70Updated 3 years ago
- ☆39Updated last year
- Prefix tree adder space exploration library☆55Updated last year
- ☆58Updated last year
- Builds, flow and designs for the alpha release☆53Updated 4 years ago
- ☆52Updated last year
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆46Updated 4 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 3 years ago
- ☆37Updated last month
- ☆107Updated last year
- A Qt5 based free VLSI development tool☆30Updated 6 years ago
- PicoRV☆43Updated 4 years ago