chipforge / StdCellLibLinks
Copyleftist's Standard Cell Library
☆99Updated last year
Alternatives and similar repositories for StdCellLib
Users that are interested in StdCellLib are comparing it to the libraries listed below
Sorting:
- ☆113Updated 4 years ago
- Documenting Lattice's 28nm FPGA parts☆143Updated last year
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Project X-Ray Database: XC7 Series☆69Updated 3 years ago
- Free open source EDA tools☆66Updated 5 years ago
- ☆91Updated 5 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆135Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆90Updated 7 months ago
- Prefix tree adder space exploration library☆57Updated 6 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆113Updated 3 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆121Updated 8 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated this week
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆51Updated last month
- Coriolis VLSI EDA Tool (LIP6)☆67Updated last week
- ☆54Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- ADMS is a code generator for some of Verilog-A☆100Updated 2 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- Ultimate ECP5 development board☆106Updated 5 years ago
- FuseSoC standard core library☆139Updated last week
- ☆60Updated last year
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆30Updated 2 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- AES-128 hardware implementation☆33Updated 5 years ago
- ☆111Updated 2 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- ☆79Updated last year
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- An Open Source configuration of the Arty platform☆130Updated last year