Python interface to FPGA interchange format
☆41Oct 19, 2022Updated 3 years ago
Alternatives and similar repositories for python-fpga-interchange
Users that are interested in python-fpga-interchange are comparing it to the libraries listed below
Sorting:
- ☆59Jul 4, 2022Updated 3 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- ☆17Feb 9, 2023Updated 3 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- FPGA tool performance profiling☆105Feb 24, 2024Updated 2 years ago
- muSYCL, the SYCL musical!☆13Aug 25, 2024Updated last year
- nMigen examples for the ULX3S board☆12May 5, 2022Updated 3 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Feb 9, 2022Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Updated this week
- Rules for performing tasks related to FPGA development in Bazel.☆12Aug 12, 2021Updated 4 years ago
- Xilinx Unisim Library in Verilog☆86Jul 22, 2020Updated 5 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- fpga i2c rtc oled based clock with alarm supports buzzer☆16May 15, 2021Updated 4 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Mar 1, 2022Updated 4 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Dec 20, 2022Updated 3 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆302Updated this week
- Successfully training approximations to full-rank matrices for efficiency in deep learning.☆17Jan 5, 2021Updated 5 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆16Dec 29, 2024Updated last year
- SoC design & prototyping☆16Jun 13, 2025Updated 8 months ago
- ☆23Dec 17, 2013Updated 12 years ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated 11 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Feb 11, 2020Updated 6 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 7 years ago
- Sigmoid Numbers backed by IEEE Floats☆17Jul 8, 2017Updated 8 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 2 years ago
- Build Customized FPGA Implementations for Vivado☆355Feb 19, 2026Updated last week
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Jul 21, 2025Updated 7 months ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- ☆16Oct 29, 2021Updated 4 years ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Mar 21, 2024Updated last year
- Example designs showing different ways to use F4PGA toolchains.☆285Mar 27, 2024Updated last year
- Bit streams forthe Ulx3s ECP5 device☆18Apr 9, 2023Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago
- SLAC Python Based Hardware Abstraction & Data Acquisition System☆48Updated this week