chipsalliance / python-fpga-interchangeLinks
Python interface to FPGA interchange format
☆41Updated 2 years ago
Alternatives and similar repositories for python-fpga-interchange
Users that are interested in python-fpga-interchange are comparing it to the libraries listed below
Sorting:
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- ☆38Updated 3 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆75Updated 2 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Demo SoC for SiliconCompiler.☆61Updated last week
- Plugins for Yosys developed as part of the F4PGA project.☆84Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- ☆33Updated 2 years ago
- ☆56Updated 3 years ago
- Mutation Cover with Yosys (MCY)☆87Updated 3 weeks ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆36Updated 3 weeks ago
- ☆32Updated 8 months ago
- An automatic clock gating utility☆50Updated 5 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- A configurable SRAM generator☆54Updated last month
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆60Updated last month
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Open source RTL simulation acceleration on commodity hardware☆29Updated 2 years ago
- A Vivado HLS Command Line Helper Tool☆36Updated 3 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆20Updated 2 years ago
- FPGA tool performance profiling☆102Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- SystemVerilog Linter based on pyslang☆31Updated 4 months ago