Python interface to FPGA interchange format
☆41Oct 19, 2022Updated 3 years ago
Alternatives and similar repositories for python-fpga-interchange
Users that are interested in python-fpga-interchange are comparing it to the libraries listed below
Sorting:
- ☆60Jul 4, 2022Updated 3 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆15Mar 11, 2026Updated last week
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 3 weeks ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Xilinx Unisim Library in Verilog☆86Jul 22, 2020Updated 5 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Feb 9, 2022Updated 4 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated this week
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 7 years ago
- FPGA tool performance profiling☆105Feb 24, 2024Updated 2 years ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆14Jan 15, 2024Updated 2 years ago
- ☆17Feb 9, 2023Updated 3 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆303Updated this week
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Dec 20, 2022Updated 3 years ago
- Primary GIT Repository for the Zephyr Project☆12Mar 4, 2026Updated 2 weeks ago
- fpga i2c rtc oled based clock with alarm supports buzzer☆16May 15, 2021Updated 4 years ago
- Build Customized FPGA Implementations for Vivado☆356Mar 4, 2026Updated 2 weeks ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago
- ☆22Mar 5, 2022Updated 4 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆104Feb 17, 2023Updated 3 years ago
- low cost software radio platform☆22Aug 28, 2022Updated 3 years ago
- Bulk scrape and download datasheets from various vendors (insult)☆14Aug 10, 2021Updated 4 years ago
- nMigen examples for the ULX3S board☆12May 5, 2022Updated 3 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated 11 months ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆16Jun 13, 2025Updated 9 months ago
- FOSS Flow For FPGA☆426Jan 6, 2025Updated last year
- Generate bitstream from FPGA assembly.☆27Feb 23, 2026Updated 3 weeks ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 2 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Mar 13, 2026Updated last week
- ☆10Nov 6, 2018Updated 7 years ago
- FPGA Assembly (FASM) Parser and Generator☆101Jul 25, 2022Updated 3 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- converts catgirls to gds files☆15May 24, 2021Updated 4 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Mar 1, 2022Updated 4 years ago
- RFCs for changes to the Amaranth language and standard components☆18Jan 26, 2026Updated last month
- Successfully training approximations to full-rank matrices for efficiency in deep learning.☆17Jan 5, 2021Updated 5 years ago