chipsalliance / python-fpga-interchangeLinks
Python interface to FPGA interchange format
☆41Updated 3 years ago
Alternatives and similar repositories for python-fpga-interchange
Users that are interested in python-fpga-interchange are comparing it to the libraries listed below
Sorting:
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- ☆56Updated 3 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- ☆38Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- FPGA tool performance profiling☆102Updated last year
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆62Updated 2 weeks ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Demo SoC for SiliconCompiler.☆61Updated 2 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- ☆32Updated 9 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆37Updated last week
- Benchmarks for Yosys development☆24Updated 5 years ago
- A SystemVerilog source file pickler.☆60Updated last year
- An automatic clock gating utility☆50Updated 6 months ago
- ☆85Updated last week
- Prefix tree adder space exploration library☆56Updated 11 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Mutation Cover with Yosys (MCY)☆87Updated last week
- A library and command-line tool for querying a Verilog netlist.☆28Updated 3 years ago
- Cross EDA Abstraction and Automation☆40Updated 2 weeks ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- A Vivado HLS Command Line Helper Tool☆36Updated 4 years ago
- Open source RTL simulation acceleration on commodity hardware☆30Updated 2 years ago
- ☆32Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago