SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA
☆148Mar 17, 2023Updated 3 years ago
Alternatives and similar repositories for SOFA
Users that are interested in SOFA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An Open-source FPGA IP Generator☆1,079Updated this week
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆241Updated this week
- Open-source FPGA research and prototyping framework.☆210Aug 8, 2024Updated last year
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆411Mar 5, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SKY130 ReRAM and examples (SkyWater Provided)☆45Apr 20, 2022Updated 3 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,749Mar 25, 2026Updated 3 weeks ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 8 months ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- ☆90Nov 7, 2022Updated 3 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Aug 16, 2021Updated 4 years ago
- ☆72Aug 19, 2024Updated last year
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆73Oct 4, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- IDEA project source files☆112Oct 15, 2025Updated 6 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Nov 10, 2025Updated 5 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆289Dec 8, 2025Updated 4 months ago
- An open source PDK using TIGFET 10nm devices.☆57Dec 19, 2022Updated 3 years ago
- An open-source static random access memory (SRAM) compiler.☆1,039Apr 8, 2026Updated last week
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- FPGA tool performance profiling☆106Feb 24, 2024Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆351Jan 13, 2026Updated 3 months ago
- ☆38Jul 11, 2022Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- Prefix tree adder space exploration library☆55Jan 27, 2026Updated 2 months ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆24Aug 12, 2022Updated 3 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆228Oct 26, 2024Updated last year
- FPGA250 aboard the eFabless Caravel☆33Dec 22, 2020Updated 5 years ago
- A padring generator for ASICs☆26May 17, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆35Apr 9, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆457Apr 5, 2026Updated last week
- ☆45Feb 25, 2025Updated last year
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- ☆19Oct 28, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆790Apr 8, 2026Updated last week