lnis-uofu / SOFALinks
SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA
☆142Updated 2 years ago
Alternatives and similar repositories for SOFA
Users that are interested in SOFA are comparing it to the libraries listed below
Sorting:
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- FuseSoC standard core library☆147Updated 5 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 weeks ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆117Updated 4 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- ☆84Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Fabric generator and CAD tools.☆201Updated last week
- ☆118Updated 2 years ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆74Updated 2 months ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆116Updated 4 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- ☆43Updated 3 years ago
- ASIC implementation flow infrastructure☆143Updated this week
- ☆137Updated 10 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- ☆38Updated 3 years ago
- Demo SoC for SiliconCompiler.☆62Updated 3 weeks ago
- Building and deploying container images for open source electronic design automation (EDA)☆116Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated 2 weeks ago
- SpinalHDL Hardware Math Library☆93Updated last year
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago