SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA
☆152Mar 17, 2023Updated 3 years ago
Alternatives and similar repositories for SOFA
Users that are interested in SOFA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An Open-source FPGA IP Generator☆1,104Updated this week
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆259Updated this week
- Open-source FPGA research and prototyping framework.☆211Aug 8, 2024Updated last year
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆421Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆45Apr 20, 2022Updated 4 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,793Mar 25, 2026Updated 2 months ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 10 months ago
- ☆91Nov 7, 2022Updated 3 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆21May 16, 2023Updated 3 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Aug 16, 2021Updated 4 years ago
- ☆71Aug 19, 2024Updated last year
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆74Oct 4, 2021Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆33Oct 15, 2024Updated last year
- IDEA project source files☆112Apr 15, 2026Updated last month
- Standard Cell Library based Memory Compiler using FF/Latch cells☆168Nov 10, 2025Updated 6 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆292May 9, 2026Updated 2 weeks ago
- An open source PDK using TIGFET 10nm devices.☆57Dec 19, 2022Updated 3 years ago
- An open-source static random access memory (SRAM) compiler.☆1,065May 15, 2026Updated last week
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- FPGA tool performance profiling☆107Feb 24, 2024Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆361May 8, 2026Updated 2 weeks ago
- ☆38Jul 11, 2022Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- Prefix tree adder space exploration library☆55Jan 27, 2026Updated 3 months ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆25Aug 12, 2022Updated 3 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆232Oct 26, 2024Updated last year
- FPGA250 aboard the eFabless Caravel☆33Dec 22, 2020Updated 5 years ago
- A padring generator for ASICs☆26May 17, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆36Apr 9, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆460May 20, 2026Updated last week
- ☆45Feb 25, 2025Updated last year
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- A Linux-capable RISC-V multicore for and by the world☆803Apr 24, 2026Updated last month
- Icarus SIMBUS☆21Nov 6, 2019Updated 6 years ago