lnis-uofu / SOFALinks
SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA
☆144Updated 2 years ago
Alternatives and similar repositories for SOFA
Users that are interested in SOFA are comparing it to the libraries listed below
Sorting:
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- FuseSoC standard core library☆151Updated 3 weeks ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆162Updated last month
- ☆85Updated 3 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆118Updated 4 years ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆74Updated last month
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆121Updated 4 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- ☆122Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- Building and deploying container images for open source electronic design automation (EDA)☆115Updated last year
- ☆43Updated 3 years ago
- Fabric generator and CAD tools.☆214Updated last week
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Verilog wishbone components☆123Updated last year
- VHDL library 4 FPGAs☆184Updated this week
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆102Updated 3 weeks ago
- ☆57Updated 2 years ago
- Open-source FPGA research and prototyping framework.☆210Updated last year
- Python script to transform a VCD file to wavedrom format☆82Updated 3 years ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 5 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆164Updated 2 years ago
- SpinalHDL Hardware Math Library☆93Updated last year
- ☆137Updated last year
- Mathematical Functions in Verilog☆95Updated 4 years ago
- Arduino compatible Risc-V Based SOC☆159Updated last year
- A curated list of awesome resources for HDL design and verification☆166Updated last week