lnis-uofu / SOFALinks
SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA
☆139Updated 2 years ago
Alternatives and similar repositories for SOFA
Users that are interested in SOFA are comparing it to the libraries listed below
Sorting:
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- FuseSoC standard core library☆139Updated last week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆113Updated 3 years ago
- ☆78Updated 2 years ago
- ☆132Updated 5 months ago
- ☆111Updated 2 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Fabric generator and CAD tools.☆185Updated last week
- SpinalHDL Hardware Math Library☆86Updated 10 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆135Updated 3 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- Control and Status Register map generator for HDL projects☆116Updated last week
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- Mathematical Functions in Verilog☆92Updated 4 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆162Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆68Updated 8 months ago
- ☆25Updated this week
- ☆79Updated last year
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆89Updated 5 years ago
- A utility for Composing FPGA designs from Peripherals☆179Updated 5 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆89Updated this week
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆63Updated 2 weeks ago
- SystemVerilog synthesis tool☆194Updated 2 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆83Updated 9 months ago
- A curated list of awesome resources for HDL design and verification☆150Updated last week