mattvenn / simulate-gateLinks
Project 1.1 Simulate a Skywater 130nm standard cell using ngspice
☆14Updated 6 months ago
Alternatives and similar repositories for simulate-gate
Users that are interested in simulate-gate are comparing it to the libraries listed below
Sorting:
- LunaPnR is a place and router for integrated circuits☆47Updated 6 months ago
- FPGA250 aboard the eFabless Caravel☆32Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- Fabric generator and CAD tools graphical frontend☆17Updated 5 months ago
- submission repository for efabless mpw6 shuttle☆31Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- An automatic clock gating utility☆52Updated 9 months ago
- Analog and power building blocks for sky130 pdk☆22Updated 4 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Updated 10 months ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 5 years ago
- Prefix tree adder space exploration library☆56Updated this week
- Example of how to use UVM with Verilator☆33Updated 2 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆55Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆27Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆13Updated this week
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 4 years ago
- Circuit Automatic Characterization Engine☆51Updated 11 months ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆47Updated last month
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆64Updated 5 months ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Updated last year
- This repository is for (pre-)release versions of the Revolution EDA.☆59Updated last month
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Updated last month
- Characterizer☆31Updated 2 months ago
- SAR ADC on tiny tapeout☆45Updated last year
- Open-source PDK version manager☆35Updated 2 months ago
- ☆38Updated 3 years ago
- ☆59Updated 6 months ago
- ☆58Updated 10 months ago