Project 1.1 Simulate a Skywater 130nm standard cell using ngspice
☆14Jul 18, 2025Updated 8 months ago
Alternatives and similar repositories for simulate-gate
Users that are interested in simulate-gate are comparing it to the libraries listed below
Sorting:
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Jul 5, 2021Updated 4 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- Mirror of tachyon-da cvc Verilog simulator☆51Updated this week
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 7 months ago
- Alliance VLSI CAD Tools (LIP6)☆20Dec 11, 2025Updated 3 months ago
- Implementation of the ePlace algorithm on the AMD Versal architecture, utilizing AIE, PL, and PS regions of the chip.☆11Feb 19, 2026Updated last month
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- ☆29Jan 8, 2020Updated 6 years ago
- ☆26Sep 3, 2025Updated 6 months ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆34Feb 14, 2024Updated 2 years ago
- A simple program to convert gdsII files to vector output formats. Currently used to create laser-cut models of standard cells.☆12May 30, 2023Updated 2 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 4 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- ☆110Dec 5, 2019Updated 6 years ago
- ☆17May 18, 2024Updated last year
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- ☆59Jul 11, 2025Updated 8 months ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- Silicon Layout Wizard☆196Jan 27, 2026Updated last month
- verilog core for ws2812 leds☆35Nov 3, 2021Updated 4 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 2 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆23Jan 13, 2021Updated 5 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆147Mar 17, 2023Updated 3 years ago
- Detected Hotspots in the Lithography process using Vision Transformers, Convolution Neural Networks and Artificial Neural Networks, and c…☆43Dec 26, 2025Updated 2 months ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆21Aug 8, 2022Updated 3 years ago
- ☆33Aug 23, 2022Updated 3 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆25Dec 17, 2019Updated 6 years ago
- Library of FPGA architectures☆31Mar 9, 2026Updated last week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆303Updated this week
- Low level arithmetic primitives in RTL☆23Apr 3, 2020Updated 5 years ago
- ☆19Aug 30, 2020Updated 5 years ago