mattvenn / simulate-gateLinks
Project 1.1 Simulate a Skywater 130nm standard cell using ngspice
☆14Updated 3 months ago
Alternatives and similar repositories for simulate-gate
Users that are interested in simulate-gate are comparing it to the libraries listed below
Sorting:
- LunaPnR is a place and router for integrated circuits☆47Updated 3 months ago
- FPGA250 aboard the eFabless Caravel☆31Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Fabric generator and CAD tools graphical frontend☆17Updated 3 months ago
- An automatic clock gating utility☆51Updated 6 months ago
- Prefix tree adder space exploration library☆56Updated 11 months ago
- ☆38Updated 3 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆10Updated 5 months ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆66Updated last week
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆48Updated 7 months ago
- ☆33Updated 10 months ago
- PicoRV☆43Updated 5 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 5 months ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 4 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated last week
- Circuit Automatic Characterization Engine☆50Updated 9 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆61Updated 2 months ago
- Cross EDA Abstraction and Automation☆40Updated 2 weeks ago
- ☆50Updated 9 months ago
- A current mode buck converter on the SKY130 PDK☆31Updated 4 years ago