Alternatives and similar repositories for simulate-gate

Users that are interested in simulate-gate are comparing it to the libraries listed below

• mattvenn / magic-inverter
  an inverter drawn in magic with makefile to simulate
  ☆26Updated 2 years ago
• YosysHQ / padring
  A padring generator for ASICs
  ☆25Updated 2 years ago
• mattvenn / multi_project_tools
  tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles
  ☆35Updated 2 years ago
• asicsforthemasses / LunaPnR
  LunaPnR is a place and router for integrated circuits
  ☆46Updated 5 months ago
• ucb-cs250 / caravel_fpga250
  FPGA250 aboard the eFabless Caravel
  ☆29Updated 4 years ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆47Updated last month
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• semify-eda / fstdumper
  Verilog VPI module to dump FST (Fast Signal Trace) databases
  ☆16Updated last year
• asinghani / sky130-chip-vis
  Gate-level visualization generator for SKY130-based chip designs.
  ☆19Updated 3 years ago
• shalan / Awesome-Sky130-IPs
  ☆10Updated last year
• efabless / caravel_user_project_analog
  ☆46Updated 3 months ago
• samlittlewood / caravel_carrier
  Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.
  ☆18Updated 3 years ago
• tclarke / sky130radio
  components and examples for creating radio ICs using the open skywater 130nm PDK
  ☆19Updated 4 years ago
• christoph-weiser / mpw6
  submission repository for efabless mpw6 shuttle
  ☆30Updated last year
• westonb / open-pmic
  A current mode buck converter on the SKY130 PDK
  ☆27Updated 3 years ago
• dh73 / A_Formal_Tale_Chapter_I_AMBA
  AXI Formal Verification IP
  ☆20Updated 4 years ago
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆24Updated 5 years ago
• htfab / rotfpga
  A reconfigurable logic circuit made of identical rotatable tiles.
  ☆21Updated 3 years ago
• westonb / sky130-analog
  Analog and power building blocks for sky130 pdk
  ☆20Updated 4 years ago
• RTimothyEdwards / capiche
  Parasitic capacitance analysis of foundry metal stackups
  ☆12Updated 2 weeks ago
• efabless / caravel_board
  ☆35Updated 6 months ago
• iic-jku / SKY130_SAR-ADC1
  Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license
  ☆40Updated 2 months ago
• XedaHQ / xeda
  Cross EDA Abstraction and Automation
  ☆38Updated last week
• pulp-platform / svase
  ☆31Updated 4 months ago
• snishizawa / libretto
  Characterizer
  ☆22Updated last week
• vsdip / vsdStdCellCharacterizer_sky130
  ☆20Updated 3 years ago
• lnis-uofu / TIGFET-10nm-PDK
  An open source PDK using TIGFET 10nm devices.
  ☆48Updated 2 years ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆41Updated 2 years ago
• antmicro / verilator-dynamic-scheduler-examples
  ☆22Updated last week
• FPGA-Research / FABulator
  Fabric generator and CAD tools graphical frontend
  ☆12Updated last year