hdl / conda-eda
Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
☆94Updated last week
Related projects: ⓘ
- FPGA tool performance profiling☆101Updated 6 months ago
- Hardware Description Library☆64Updated 2 weeks ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆130Updated 3 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆84Updated 4 months ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆61Updated 3 weeks ago
- ☆66Updated this week
- ☆52Updated 11 months ago
- Coriolis VLSI EDA Tool (LIP6)☆48Updated 2 weeks ago
- ☆35Updated this week
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆105Updated last month
- ☆37Updated 4 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆107Updated 11 months ago
- Primitives for GF180MCU provided by GlobalFoundries.☆45Updated last year
- BAG framework☆41Updated last month
- A SystemVerilog source file pickler.☆49Updated 9 months ago
- Tools for working with circuits as graphs in python☆106Updated 10 months ago
- ☆73Updated last year
- Workshop on Open-Source EDA Technology (WOSET)☆45Updated 2 months ago
- Framework Open EDA Gui☆58Updated this week
- Sphinx Extension which generates various types of diagrams from Verilog code.☆52Updated 11 months ago
- Qrouter detail router for digital ASIC designs☆56Updated last year
- ☆107Updated last year
- Prefix tree adder space exploration library☆53Updated last year
- ☆108Updated 3 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆56Updated this week
- AMC: Asynchronous Memory Compiler☆44Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆66Updated 4 months ago
- ☆95Updated 4 years ago
- ☆87Updated 5 years ago
- RISC-V Verification Interface☆70Updated 2 weeks ago