hdl / conda-edaLinks
Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
☆101Updated last year
Alternatives and similar repositories for conda-eda
Users that are interested in conda-eda are comparing it to the libraries listed below
Sorting:
- FPGA tool performance profiling☆105Updated last year
- Hardware Description Library☆88Updated 9 months ago
- BAG framework☆41Updated last year
- Primitives for GF180MCU provided by GlobalFoundries.☆55Updated 2 years ago
- ☆56Updated 2 years ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆75Updated 2 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- AMC: Asynchronous Memory Compiler☆52Updated 5 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆50Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- ☆44Updated 6 years ago
- Tools for working with circuits as graphs in python☆126Updated 2 years ago
- A SystemVerilog source file pickler.☆60Updated last year
- Library of open source Process Design Kits (PDKs)☆65Updated 2 weeks ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆132Updated this week
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆127Updated 2 weeks ago
- ☆45Updated 11 months ago
- hardware library for hwt (= ipcore repo)☆43Updated last month
- Automatic generation of real number models from analog circuits☆48Updated last year
- ☆86Updated 3 years ago
- ☆95Updated 6 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆45Updated this week
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆158Updated last month
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆104Updated last year
- Running Python code in SystemVerilog☆71Updated 7 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year
- A complete open-source design-for-testing (DFT) Solution☆178Updated 5 months ago
- Fabric generator and CAD tools.☆214Updated last week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆221Updated last month
- Builds, flow and designs for the alpha release☆54Updated 6 years ago