Alternatives and similar repositories for conda-eda:

Users that are interested in conda-eda are comparing it to the libraries listed below

• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated last year
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆79Updated last month
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆114Updated 3 weeks ago
• google / globalfoundries-pdk-libs-gf180mcu_fd_pr
  Primitives for GF180MCU provided by GlobalFoundries.
  ☆48Updated last year
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆111Updated last year
• bluecheetah / bag
  BAG framework
  ☆40Updated 8 months ago
• efabless / chipignite-resources
  ☆79Updated 2 years ago
• efabless / volare
  Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs
  ☆64Updated last month
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated 10 months ago
• idea-fasoc / fasoc
  ☆53Updated last year
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆56Updated 5 months ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆93Updated this week
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆81Updated last week
• woset-workshop / woset-workshop.github.io
  Workshop on Open-Source EDA Technology (WOSET)
  ☆49Updated 4 months ago
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆89Updated 3 years ago
• efabless / mpw_precheck
  ☆37Updated last month
• asyncvlsi / AMC
  AMC: Asynchronous Memory Compiler
  ☆48Updated 4 years ago
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆144Updated 9 months ago
• aolofsson / POSH
  ☆43Updated 5 years ago
• efabless / caravel_user_project_analog
  ☆45Updated last month
• google / sky90fd-pdk
  ☆110Updated last year
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated 5 months ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆70Updated 10 months ago
• eskiyerli / revedaRelease
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆42Updated last week
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆113Updated last year
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆76Updated 3 months ago
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆62Updated last month
• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆37Updated this week
• iic-jku / osic-multitool
  JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.
  ☆58Updated 4 months ago
• tdene / synth_opt_adders
  Prefix tree adder space exploration library
  ☆57Updated 4 months ago