Alternatives and similar repositories for conda-eda

Users that are interested in conda-eda are comparing it to the libraries listed below

• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated last year
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆80Updated 2 months ago
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆147Updated last year
• idea-fasoc / fasoc
  ☆54Updated last year
• efabless / mpw_precheck
  ☆40Updated 4 months ago
• bluecheetah / bag
  BAG framework
  ☆40Updated 11 months ago
• efabless / volare
  Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs
  ☆66Updated last week
• greenblat / vlsistuff
  ideas and eda software for vlsi design
  ☆50Updated last week
• google / globalfoundries-pdk-libs-gf180mcu_fd_pr
  Primitives for GF180MCU provided by GlobalFoundries.
  ☆51Updated last year
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆68Updated last week
• woset-workshop / woset-workshop.github.io
  Workshop on Open-Source EDA Technology (WOSET)
  ☆49Updated 7 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆219Updated last week
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆57Updated 8 months ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆114Updated last year
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆66Updated 6 months ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆119Updated last month
• google / sky90fd-pdk
  ☆111Updated 2 years ago
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆74Updated last week
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆128Updated this week
• efabless / chipignite-resources
  ☆78Updated 2 years ago
• ncsu-eda / FreePDK3
  ☆150Updated 3 years ago
• byuccl / spydrnet
  A flexible framework for analyzing and transforming FPGA netlists. Official repository.
  ☆95Updated 4 months ago
• chipsalliance / UHDM-integration-tests
  ☆31Updated last year
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆136Updated this week
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆44Updated 9 months ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆59Updated 5 months ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆143Updated last month
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆60Updated last year
• eskiyerli / revedaRelease
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆42Updated 3 weeks ago