SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
☆458Apr 5, 2026Updated 3 weeks ago
Alternatives and similar repositories for Surelog
Users that are interested in Surelog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆256Feb 22, 2026Updated 2 months ago
- SystemVerilog compiler and language services☆1,014Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,829Mar 13, 2026Updated last month
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆31Oct 2, 2023Updated 2 years ago
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆323Jun 30, 2025Updated 10 months ago
- An abstraction library for interfacing EDA tools☆762Apr 24, 2026Updated last week
- SystemVerilog linter☆381Nov 6, 2025Updated 5 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Apr 5, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 7, 2026Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,339Apr 24, 2026Updated last week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Yosys Open SYnthesis Suite☆4,416Apr 24, 2026Updated last week
- Plugins for Yosys developed as part of the F4PGA project.☆84May 14, 2024Updated last year
- Code generation tool for control and status registers☆455Apr 19, 2026Updated last week
- UVM 1.2 port to Python☆260Feb 9, 2025Updated last year
- Mutation Cover with Yosys (MCY)☆91Apr 9, 2026Updated 3 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆3,568Updated this week
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 6 years ago
- SystemVerilog frontend for Yosys☆215Updated this week
- A Linux-capable RISC-V multicore for and by the world☆798Apr 24, 2026Updated last week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Modular hardware build system☆1,154Updated this week
- Python packages providing a library for Verification Stimulus and Coverage☆144Apr 9, 2026Updated 3 weeks ago
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆504Apr 24, 2026Updated last week
- SystemVerilog language server☆574Apr 2, 2026Updated last month
- ☆97Oct 13, 2025Updated 6 months ago
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 10 months ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆789Jun 15, 2024Updated last year
- An Open-source FPGA IP Generator☆1,087Apr 25, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- The UVM written in Python☆534Apr 20, 2026Updated last week
- A hardware compiler based on LLHD and CIRCT☆268Jun 30, 2025Updated 10 months ago
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆156Apr 3, 2026Updated 3 weeks ago
- XLS: Accelerated HW Synthesis☆1,476Updated this week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆302Apr 6, 2026Updated 3 weeks ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Jan 30, 2025Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,222Updated this week