SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
☆463May 31, 2026Updated last week
Alternatives and similar repositories for Surelog
Users that are interested in Surelog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆258May 31, 2026Updated last week
- SystemVerilog compiler and language services☆1,068Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆378Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,854Mar 13, 2026Updated 2 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆472Mar 30, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆31Oct 2, 2023Updated 2 years ago
- SystemVerilog synthesis tool☆233Mar 10, 2025Updated last year
- SystemVerilog to Verilog conversion☆734Mar 28, 2026Updated 2 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆328Jun 30, 2025Updated 11 months ago
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- SystemVerilog linter☆384Nov 6, 2025Updated 7 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26May 31, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,399Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Yosys Open SYnthesis Suite☆4,513Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆84May 14, 2024Updated 2 years ago
- Code generation tool for control and status registers☆463May 30, 2026Updated last week
- Mutation Cover with Yosys (MCY)☆92Jun 2, 2026Updated last week
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,654Jun 4, 2026Updated last week
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 6 years ago
- SystemVerilog frontend for Yosys☆225Updated this week
- A Linux-capable RISC-V multicore for and by the world☆809Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Modular hardware build system☆1,164Jun 4, 2026Updated last week
- Python packages providing a library for Verification Stimulus and Coverage☆146May 14, 2026Updated 3 weeks ago
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆514Jun 3, 2026Updated last week
- SystemVerilog language server☆579Updated this week
- ☆98May 20, 2026Updated 3 weeks ago
- Running Python code in SystemVerilog☆73May 8, 2026Updated last month
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆796Jun 15, 2024Updated last year
- The UVM written in Python☆546Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- An Open-source FPGA IP Generator☆1,111Updated this week
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated 11 months ago
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆159May 1, 2026Updated last month
- XLS: Accelerated HW Synthesis☆1,498Updated this week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆308May 19, 2026Updated 3 weeks ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Jan 30, 2025Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,238Updated this week