SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
☆472Aug 28, 2026Updated this week
Alternatives and similar repositories for Surelog
Users that are interested in Surelog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- SystemVerilog compiler and language services☆1,125Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆390Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,922Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆30Oct 2, 2023Updated 2 years ago
- SystemVerilog synthesis tool☆236Mar 10, 2025Updated last year
- SystemVerilog to Verilog conversion☆749Aug 18, 2026Updated last week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆332Jun 30, 2025Updated last year
- An abstraction library for interfacing EDA tools☆790Aug 12, 2026Updated 2 weeks ago
- SystemVerilog linter☆390Nov 6, 2025Updated 9 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆27Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,486Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Yosys Open SYnthesis Suite☆4,718Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- Code generation tool for control and status registers☆468Aug 16, 2026Updated 2 weeks ago
- Mutation Cover with Yosys (MCY)☆97Aug 5, 2026Updated 3 weeks ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- SystemVerilog design elaborator into word-level netlist form☆249Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,887Updated this week
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 7 years ago
- A Linux-capable RISC-V multicore for and by the world☆827Jul 13, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Python packages providing a library for Verification Stimulus and Coverage☆148Jul 5, 2026Updated last month
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- Modular hardware build system☆1,204Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆543Aug 5, 2026Updated 3 weeks ago
- ☆99Jul 22, 2026Updated last month
- Running Python code in SystemVerilog☆73May 8, 2026Updated 3 months ago
- SystemVerilog language server☆584Updated this week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆798Jun 15, 2024Updated 2 years ago
- The UVM written in Python☆568Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An Open-source FPGA IP Generator☆1,141Updated this week
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated last year
- XLS: Accelerated HW Synthesis☆1,845Updated this week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆317Aug 13, 2026Updated 2 weeks ago
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆168Updated this week
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Jan 30, 2025Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,259Updated this week