Alternatives and similar repositories for Surelog:

Users that are interested in Surelog are comparing it to the libraries listed below

• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆306Updated this week
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆206Updated 2 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆542Updated this week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆560Updated 2 weeks ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆585Updated last month
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆451Updated 3 months ago
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆285Updated 4 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆177Updated this week
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆419Updated this week
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆242Updated 3 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆511Updated last week
• kactus2 / kactus2dev
  Kactus2 is a graphical EDA tool based on the IP-XACT standard.
  ☆197Updated last week
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆247Updated 10 months ago
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆274Updated 5 years ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆398Updated 2 weeks ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆421Updated last week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆655Updated this week
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆663Updated this week
• dalance / svlint
  SystemVerilog linter
  ☆331Updated 2 weeks ago
• ben-marshall / awesome-open-hardware-verification
  A List of Free and Open Source Hardware Verification Tools and Frameworks
  ☆506Updated last year
• intel / systemc-compiler
  This tool translates synthesizable SystemC code to synthesizable SystemVerilog.
  ☆259Updated 3 weeks ago
• svunit / svunit
  ☆194Updated last week
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆259Updated this week
• subbdue / systemverilog.io
  Code used in
  ☆177Updated 7 years ago
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆301Updated 2 weeks ago
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆196Updated 3 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆384Updated 4 months ago
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆264Updated this week
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆170Updated last month
• RTimothyEdwards / open_pdks
  PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…
  ☆306Updated last week