SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
☆471Jul 28, 2026Updated last week
Alternatives and similar repositories for Surelog
Users that are interested in Surelog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆266Jul 22, 2026Updated 2 weeks ago
- SystemVerilog compiler and language services☆1,107Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆385Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,904Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆30Oct 2, 2023Updated 2 years ago
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- SystemVerilog to Verilog conversion☆747Mar 28, 2026Updated 4 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆331Jun 30, 2025Updated last year
- An abstraction library for interfacing EDA tools☆785Updated this week
- SystemVerilog linter☆388Nov 6, 2025Updated 9 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆27Jul 25, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆677Jul 7, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,471Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Yosys Open SYnthesis Suite☆4,656Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- Code generation tool for control and status registers☆464Jul 16, 2026Updated 3 weeks ago
- Mutation Cover with Yosys (MCY)☆96Updated this week
- UVM 1.2 port to Python☆261Feb 9, 2025Updated last year
- SystemVerilog design elaborator into word-level netlist form☆246Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,835Updated this week
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 7 years ago
- A Linux-capable RISC-V multicore for and by the world☆824Jul 13, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Python packages providing a library for Verification Stimulus and Coverage☆147Jul 5, 2026Updated last month
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- Modular hardware build system☆1,197Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆538Updated this week
- ☆99Jul 22, 2026Updated 2 weeks ago
- Running Python code in SystemVerilog☆73May 8, 2026Updated 3 months ago
- SystemVerilog language server☆582Jul 28, 2026Updated last week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆797Jun 15, 2024Updated 2 years ago
- The UVM written in Python☆564Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- An Open-source FPGA IP Generator☆1,132Updated this week
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- XLS: Accelerated HW Synthesis☆1,814Updated this week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆313Jul 29, 2026Updated last week
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆166Jul 29, 2026Updated last week
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Jan 30, 2025Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,257Updated this week