chipsalliance / SurelogLinks
SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
☆395Updated this week
Alternatives and similar repositories for Surelog
Users that are interested in Surelog are comparing it to the libraries listed below
Sorting:
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆328Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆581Updated last week
- Common SystemVerilog components☆627Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆443Updated 3 months ago
- SystemVerilog to Verilog conversion☆639Updated last month
- SystemRDL 2.0 language compiler front-end☆254Updated 3 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆457Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆504Updated 4 months ago
- The UVM written in Python☆434Updated 2 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆298Updated last week
- SystemVerilog synthesis tool☆196Updated 3 months ago
- Build Customized FPGA Implementations for Vivado☆327Updated this week
- Bus bridges and other odds and ends☆568Updated 2 months ago
- A dependency management tool for hardware projects.☆307Updated last month
- SystemVerilog compiler and language services☆770Updated this week
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆242Updated last week
- VeeR EL2 Core☆286Updated 2 weeks ago
- UVM 1.2 port to Python☆252Updated 4 months ago
- ☆201Updated 3 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆282Updated last month
- An abstraction library for interfacing EDA tools☆696Updated last week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆223Updated this week
- A Linux-capable RISC-V multicore for and by the world☆709Updated last month
- Fabric generator and CAD tools.☆187Updated last week
- SystemVerilog support in VS Code☆141Updated 4 months ago
- A complete open-source design-for-testing (DFT) Solution☆159Updated 3 weeks ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆275Updated 5 years ago
- SystemVerilog linter☆348Updated this week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆277Updated last month