chipsalliance / SurelogLinks
SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
☆407Updated 3 weeks ago
Alternatives and similar repositories for Surelog
Users that are interested in Surelog are comparing it to the libraries listed below
Sorting:
- Test suite designed to check compliance with the SystemVerilog standard.☆338Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆229Updated this week
- SystemRDL 2.0 language compiler front-end☆257Updated 3 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆464Updated 2 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆449Updated 5 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆302Updated last month
- SystemVerilog to Verilog conversion☆659Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆598Updated 2 weeks ago
- Common SystemVerilog components☆649Updated last week
- SystemVerilog synthesis tool☆208Updated 5 months ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆279Updated 5 years ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆224Updated this week
- Bus bridges and other odds and ends☆582Updated 4 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆292Updated last week
- An abstraction library for interfacing EDA tools☆707Updated last month
- The UVM written in Python☆450Updated last month
- Code generation tool for control and status registers☆418Updated last week
- UVM 1.2 port to Python☆253Updated 6 months ago
- ☆206Updated 5 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆282Updated 2 weeks ago
- Build Customized FPGA Implementations for Vivado☆336Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆286Updated 3 months ago
- SystemVerilog compiler and language services☆818Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆525Updated 2 weeks ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆201Updated 10 months ago
- lowRISC Style Guides☆450Updated 2 months ago
- A dependency management tool for hardware projects.☆315Updated last month
- magma circuits☆261Updated 10 months ago
- SystemVerilog support in VS Code☆141Updated 6 months ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆245Updated 2 weeks ago