chipsalliance / SurelogLinks
SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
☆422Updated last month
Alternatives and similar repositories for Surelog
Users that are interested in Surelog are comparing it to the libraries listed below
Sorting:
- Test suite designed to check compliance with the SystemVerilog standard.☆344Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆234Updated last month
- SystemRDL 2.0 language compiler front-end☆261Updated last month
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆304Updated 3 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆613Updated this week
- SystemVerilog to Verilog conversion☆670Updated 4 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆475Updated 2 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆450Updated 7 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆285Updated last week
- SystemVerilog synthesis tool☆215Updated 7 months ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆282Updated 5 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆296Updated 2 weeks ago
- UVM 1.2 port to Python☆253Updated 8 months ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆235Updated this week
- The UVM written in Python☆468Updated this week
- An abstraction library for interfacing EDA tools☆716Updated last week
- SystemVerilog compiler and language services☆862Updated last week
- Common SystemVerilog components☆665Updated last month
- ☆208Updated 7 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- Qflow full end-to-end digital synthesis flow for ASIC designs☆219Updated 11 months ago
- magma circuits☆262Updated last year
- Code generation tool for control and status registers☆427Updated last month
- SystemVerilog support in VS Code☆142Updated 8 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated last week
- Bus bridges and other odds and ends☆593Updated 6 months ago
- A dependency management tool for hardware projects.☆329Updated 2 weeks ago
- Code used in☆197Updated 8 years ago
- SystemVerilog linter☆361Updated last month
- FOSS Flow For FPGA☆409Updated 9 months ago