chipsalliance / SurelogLinks
SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
☆417Updated 3 weeks ago
Alternatives and similar repositories for Surelog
Users that are interested in Surelog are comparing it to the libraries listed below
Sorting:
- Test suite designed to check compliance with the SystemVerilog standard.☆343Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆233Updated 3 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆305Updated 3 months ago
- SystemVerilog to Verilog conversion☆668Updated 3 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆611Updated this week
- SystemRDL 2.0 language compiler front-end☆261Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆471Updated last month
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆449Updated 7 months ago
- Common SystemVerilog components☆660Updated last week
- The UVM written in Python☆455Updated this week
- SystemVerilog synthesis tool☆211Updated 6 months ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆231Updated this week
- UVM 1.2 port to Python☆253Updated 7 months ago
- SystemVerilog compiler and language services☆845Updated this week
- ☆206Updated 6 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆294Updated last week
- Code generation tool for control and status registers☆423Updated 3 weeks ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆282Updated 5 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- Bus bridges and other odds and ends☆589Updated 5 months ago
- Build Customized FPGA Implementations for Vivado☆343Updated this week
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆249Updated last week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆284Updated last week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 11 months ago
- An abstraction library for interfacing EDA tools☆715Updated last week
- SystemVerilog support in VS Code☆142Updated 7 months ago
- lowRISC Style Guides☆457Updated 3 months ago
- A dependency management tool for hardware projects.☆323Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated this week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆409Updated this week