chipsalliance / SurelogLinks
SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
☆393Updated this week
Alternatives and similar repositories for Surelog
Users that are interested in Surelog are comparing it to the libraries listed below
Sorting:
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆218Updated 2 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆324Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆575Updated this week
- Common SystemVerilog components☆623Updated this week
- SystemVerilog to Verilog conversion☆630Updated 2 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆438Updated 3 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆455Updated 2 weeks ago
- SystemRDL 2.0 language compiler front-end☆250Updated 2 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆497Updated 3 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆297Updated 2 months ago
- An abstraction library for interfacing EDA tools☆690Updated 3 weeks ago
- The UVM written in Python☆429Updated last month
- UVM 1.2 port to Python☆251Updated 3 months ago
- Build Customized FPGA Implementations for Vivado☆320Updated this week
- SystemVerilog compiler and language services☆755Updated this week
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆199Updated 7 months ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆243Updated 3 weeks ago
- SystemVerilog synthesis tool☆194Updated 2 months ago
- Code generation tool for control and status registers☆386Updated 3 months ago
- Bus bridges and other odds and ends☆560Updated last month
- ☆201Updated 2 months ago
- VeeR EL2 Core☆278Updated last week
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆275Updated 5 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆281Updated 2 weeks ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆275Updated last week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆288Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆212Updated 7 months ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆208Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 5 months ago
- AXI interface modules for Cocotb☆261Updated last year