SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
☆475Oct 8, 2026Updated this week
Alternatives and similar repositories for Surelog
Users that are interested in Surelog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- SystemVerilog compiler and language services☆1,158Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆398Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,957Sep 23, 2026Updated 2 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 4 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆30Oct 2, 2023Updated 3 years ago
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- SystemVerilog to Verilog conversion☆754Aug 18, 2026Updated last month
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆334Jun 30, 2025Updated last year
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- SystemVerilog linter☆393Nov 6, 2025Updated 11 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆27Sep 22, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆689Sep 28, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,538Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Yosys Open SYnthesis Suite☆4,796Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- Code generation tool for control and status registers☆471Sep 11, 2026Updated 3 weeks ago
- Mutation Cover with Yosys (MCY)☆100Sep 9, 2026Updated last month
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- SystemVerilog design elaborator into word-level netlist form☆251Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆4,004Updated this week
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 7 years ago
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Python packages providing a library for Verification Stimulus and Coverage☆149Updated this week
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- Modular hardware build system☆1,229Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆555Sep 19, 2026Updated 3 weeks ago
- ☆102Jul 22, 2026Updated 2 months ago
- Running Python code in SystemVerilog☆73May 8, 2026Updated 5 months ago
- SystemVerilog language server☆585Sep 14, 2026Updated 3 weeks ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆802Jun 15, 2024Updated 2 years ago
- The UVM written in Python☆573Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An Open-source FPGA IP Generator☆1,159Updated this week
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆320Sep 25, 2026Updated 2 weeks ago
- XLS: Accelerated HW Synthesis☆1,947Updated this week
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆170Updated this week
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Jan 30, 2025Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,276Updated this week