SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
☆457Apr 5, 2026Updated last week
Alternatives and similar repositories for Surelog
Users that are interested in Surelog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆253Feb 22, 2026Updated last month
- SystemVerilog compiler and language services☆1,002Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆371Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,807Mar 13, 2026Updated 3 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆471Mar 30, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- ☆31Oct 2, 2023Updated 2 years ago
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year
- SystemVerilog to Verilog conversion☆713Mar 28, 2026Updated 2 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆321Jun 30, 2025Updated 9 months ago
- An abstraction library for interfacing EDA tools☆757Apr 1, 2026Updated last week
- SystemVerilog linter☆379Nov 6, 2025Updated 5 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Apr 5, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆657Apr 3, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,312Apr 2, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- Yosys Open SYnthesis Suite☆4,397Updated this week
- Code generation tool for control and status registers☆452Apr 2, 2026Updated last week
- UVM 1.2 port to Python☆261Feb 9, 2025Updated last year
- Mutation Cover with Yosys (MCY)☆91Mar 4, 2026Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆3,517Updated this week
- SystemVerilog frontend for Yosys☆212Apr 2, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆790Updated this week
- Python packages providing a library for Verification Stimulus and Coverage☆144Mar 25, 2026Updated 2 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 6 years ago
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆499Mar 30, 2026Updated last week
- Modular hardware build system☆1,142Updated this week
- ☆95Oct 13, 2025Updated 5 months ago
- SystemVerilog language server☆569Apr 2, 2026Updated last week
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 10 months ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆786Jun 15, 2024Updated last year
- The UVM written in Python☆520Mar 30, 2026Updated last week
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- A hardware compiler based on LLHD and CIRCT☆267Jun 30, 2025Updated 9 months ago
- An Open-source FPGA IP Generator☆1,079Updated this week
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆156Apr 3, 2026Updated last week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆302Updated this week
- XLS: Accelerated HW Synthesis☆1,464Updated this week
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Jan 30, 2025Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,213Updated this week