SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
☆460May 20, 2026Updated this week
Alternatives and similar repositories for Surelog
Users that are interested in Surelog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆255May 8, 2026Updated 2 weeks ago
- SystemVerilog compiler and language services☆1,039Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,846Mar 13, 2026Updated 2 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆471Mar 30, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆31Oct 2, 2023Updated 2 years ago
- SystemVerilog synthesis tool☆233Mar 10, 2025Updated last year
- SystemVerilog to Verilog conversion☆728Mar 28, 2026Updated last month
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆325Jun 30, 2025Updated 10 months ago
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated 3 weeks ago
- SystemVerilog linter☆381Nov 6, 2025Updated 6 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26May 12, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆664May 11, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,371May 15, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Yosys Open SYnthesis Suite☆4,443Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆84May 14, 2024Updated 2 years ago
- Code generation tool for control and status registers☆455Apr 19, 2026Updated last month
- Mutation Cover with Yosys (MCY)☆91May 12, 2026Updated last week
- UVM 1.2 port to Python☆261Feb 9, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,622Updated this week
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 6 years ago
- SystemVerilog frontend for Yosys☆219May 12, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆803Apr 24, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Python packages providing a library for Verification Stimulus and Coverage☆145May 14, 2026Updated last week
- Modular hardware build system☆1,158Updated this week
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆510May 12, 2026Updated last week
- SystemVerilog language server☆575Apr 2, 2026Updated last month
- ☆97Oct 13, 2025Updated 7 months ago
- Running Python code in SystemVerilog☆72May 8, 2026Updated 2 weeks ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆790Jun 15, 2024Updated last year
- An Open-source FPGA IP Generator☆1,099May 15, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The UVM written in Python☆538Apr 27, 2026Updated 3 weeks ago
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated 10 months ago
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆159May 1, 2026Updated 2 weeks ago
- XLS: Accelerated HW Synthesis☆1,492Updated this week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆304Updated this week
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Jan 30, 2025Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,226Updated this week