SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
☆451Mar 8, 2026Updated 2 weeks ago
Alternatives and similar repositories for Surelog
Users that are interested in Surelog are comparing it to the libraries listed below
Sorting:
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated last month
- SystemVerilog compiler and language services☆985Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆368Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,789Mar 13, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆467Nov 4, 2025Updated 4 months ago
- ☆31Oct 2, 2023Updated 2 years ago
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated last year
- SystemVerilog to Verilog conversion☆709Nov 24, 2025Updated 3 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆320Jun 30, 2025Updated 8 months ago
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated last week
- SystemVerilog linter☆379Nov 6, 2025Updated 4 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Mar 8, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆653Jan 19, 2026Updated 2 months ago
- cocotb: Python-based chip (RTL) verification☆2,284Mar 13, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,348Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- Code generation tool for control and status registers☆450Mar 14, 2026Updated last week
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- Mutation Cover with Yosys (MCY)☆91Mar 4, 2026Updated 2 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆3,439Updated this week
- SystemVerilog frontend for Yosys☆210Updated this week
- A Linux-capable RISC-V multicore for and by the world☆784Updated this week
- Python packages providing a library for Verification Stimulus and Coverage☆142Feb 18, 2026Updated last month
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 6 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆500Mar 4, 2026Updated 2 weeks ago
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year
- Modular hardware build system☆1,131Updated this week
- ☆95Oct 13, 2025Updated 5 months ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆778Jun 15, 2024Updated last year
- SystemVerilog language server☆564Mar 9, 2026Updated last week
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 9 months ago
- The UVM written in Python☆510Mar 9, 2026Updated last week
- A hardware compiler based on LLHD and CIRCT☆266Jun 30, 2025Updated 8 months ago
- An Open-source FPGA IP Generator☆1,062Updated this week
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆156Dec 9, 2025Updated 3 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆300Feb 17, 2026Updated last month
- XLS: Accelerated HW Synthesis☆1,434Updated this week
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Jan 30, 2025Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,213Updated this week