litex-hub / litehyperbus
Small footprint and configurable HyperBus core
☆10Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for litehyperbus
- ☆12Updated 3 years ago
- A padring generator for ASICs☆22Updated last year
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Industry standard I/O for nMigen☆13Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆36Updated last year
- Misc open FPGA flow examples☆8Updated 4 years ago
- System on Chip toolkit for nMigen☆20Updated 4 years ago
- Yosys Plugins☆20Updated 5 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆15Updated 4 months ago
- cocotb extension for nMigen☆15Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆60Updated 3 weeks ago
- ☆22Updated last year
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Updated 6 years ago
- USB virtual model in C++ for Verilog☆28Updated last month
- RISC-V Processor written in Amaranth HDL☆33Updated 2 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Updated 4 years ago
- Next-Generation FPGA Place-and-Route☆10Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆26Updated 6 years ago
- Atom Hardware IDE☆13Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- PicoRV☆43Updated 4 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆19Updated 4 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- demo project to show how to use vivado tcl scripts to do everything.☆12Updated 9 years ago
- Library of reusable VHDL components☆25Updated 8 months ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago