litex-hub / litehyperbusLinks
Small footprint and configurable HyperBus core
☆13Updated 3 years ago
Alternatives and similar repositories for litehyperbus
Users that are interested in litehyperbus are comparing it to the libraries listed below
Sorting:
- A configurable USB 2.0 device core☆31Updated 5 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆11Updated 7 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- PicoRV☆44Updated 5 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- ☆13Updated 4 years ago
- Yosys Plugins☆22Updated 6 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆62Updated last week
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated 3 weeks ago
- Experiments with Yosys cxxrtl backend☆50Updated 8 months ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated 2 weeks ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 4 months ago
- USB virtual model in C++ for Verilog☆31Updated 11 months ago
- Industry standard I/O for nMigen☆12Updated 5 years ago
- Utilities for working with a Wishbone bus in an embedded device☆46Updated last month
- OpenFPGA☆33Updated 7 years ago
- The first-ever opensource RTL stack for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With sta…☆22Updated this week
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 3 months ago
- DDR3 controller for nMigen (WIP)☆14Updated last year