litex-hub/litehyperbus external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

litex-hub/litehyperbus

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/litex-hub/litehyperbus)

Close

litex-hub / litehyperbusView on GitHubMore

• External links
• Readme badge

Small footprint and configurable HyperBus core

☆14Jul 6, 2022Updated 3 years ago

Alternatives and similar repositories for litehyperbus

Users that are interested in litehyperbus are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• gregdavill / litex-hyperram

  View on GitHub
  Standard HyperRAM core for ECP5 written in Litex/Migen
  ☆14Dec 6, 2019Updated 6 years ago
• m-labs / nmigen-soc

  View on GitHub
  System on Chip toolkit for nMigen
  ☆19Apr 29, 2020Updated 5 years ago
• m-labs / nmigen-stdio

  View on GitHub
  Industry standard I/O for nMigen
  ☆12Apr 23, 2020Updated 5 years ago
• mmicko / cross-fpga

  View on GitHub
  Cross compile FPGA tools
  ☆21Jan 4, 2021Updated 5 years ago
• im-tomu / fomu.im

  View on GitHub
  An FPGA in your USB Port
  ☆11Jul 1, 2021Updated 4 years ago
• daveshah1 / ElasticC

  View on GitHub
  lightweight open HLS for FPGA rapid prototyping
  ☆20Mar 22, 2018Updated 8 years ago
• enjoy-digital / colorlite

  View on GitHub
  Take control of your Colorlight FPGA board with LiteX/LiteEth :)
  ☆112Aug 30, 2023Updated 2 years ago
• kbeckmann / pergola_projects

  View on GitHub
  My pergola FPGA projects
  ☆30Jun 23, 2021Updated 4 years ago
• lawrie / up5k-demos

  View on GitHub
  ice40 UltraPlus demos
  ☆16Oct 4, 2019Updated 6 years ago
• lambdaconcept / lambdasoc

  View on GitHub
  ☆44Mar 12, 2025Updated last year
• xobs / spibone

  View on GitHub
  Wishbone bridge over SPI
  ☆11Nov 13, 2019Updated 6 years ago
• felixheld / photonSDI

  View on GitHub
  photonSDI - an open source SDI core
  ☆10May 26, 2021Updated 4 years ago
• ECP5-PCIe / ECP5-PCIe

  View on GitHub
  Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe
  ☆102May 16, 2023Updated 2 years ago
• enjoy-digital / liteiclink

  View on GitHub
  Small footprint and configurable Inter-Chip communication cores
  ☆66Feb 20, 2026Updated last month
• m-labs / microscope

  View on GitHub
  Finding the bacteria in rotting FPGA designs.
  ☆14Dec 28, 2020Updated 5 years ago
• erainstruments / erasynth-firmware

  View on GitHub
  ☆19Jan 13, 2021Updated 5 years ago
• UGent-HES / tlut_flow

  View on GitHub
  TLUT tool flow for parameterised configurations for FPGAs
  ☆16Aug 5, 2024Updated last year
• lambdaconcept / lambdaUSB

  View on GitHub
  A configurable USB 2.0 device core
  ☆32Jun 12, 2020Updated 5 years ago
• gatecat / prjoxide

  View on GitHub
  Documenting Lattice's 28nm FPGA parts
  ☆149Feb 26, 2026Updated 3 weeks ago
• apertus-open-source-cinema / axiom-micro-gateware

  View on GitHub
  gateware for the main fpga, including a hispi decoder and image processing
  ☆13Sep 27, 2018Updated 7 years ago
• erainstruments / erasynth-docs

  View on GitHub
  ERASynth Documentation
  ☆22Feb 27, 2020Updated 6 years ago
• the6p4c / peadee

  View on GitHub
  Notes on/tools for/new firmware for (?) a PDC002 USB PD cable
  ☆17Apr 8, 2021Updated 4 years ago
• YosysHQ / yosys-tests

  View on GitHub
  Collection of test cases for Yosys
  ☆17Jan 4, 2022Updated 4 years ago
• felixheld / AXIOM-photonSDI-hw

  View on GitHub
  SDI interface board for the apertus° AXIOM beta camera
  ☆13Jan 19, 2019Updated 7 years ago
• xobs / valentyusb

  View on GitHub
  USB Full-Speed core written in migen/LiteX
  ☆12Sep 19, 2019Updated 6 years ago
• thoughtpolice / yosys-bluespec

  View on GitHub
  Yosys plugin for synthesis of Bluespec code
  ☆15Sep 8, 2021Updated 4 years ago
• rohitk-singh / usb-device

  View on GitHub
  USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface
  ☆13Oct 24, 2017Updated 8 years ago
• rodrigomelo9 / verifying-foss-hdl-synthesizers

  View on GitHub
  a project to check the FOSS synthesizers against vendors EDA tools
  ☆12Sep 26, 2020Updated 5 years ago
• enjoy-digital / xtrx_julia

  View on GitHub
  XTRX LiteX/LitePCIe based design for Julia Computing
  ☆28Mar 11, 2024Updated 2 years ago
• terpstra / opa

  View on GitHub
  Open Processor Architecture
  ☆26Apr 7, 2016Updated 9 years ago
• fusesoc / sd_device

  View on GitHub
  SD device emulator from ProjectVault
  ☆19Sep 24, 2019Updated 6 years ago
• whitequark / icefloorplan

  View on GitHub
  iCE40 floorplan viewer
  ☆24Jun 23, 2018Updated 7 years ago
• m-labs / nmigen-boards

  View on GitHub
  Board and connector definition files for nMigen
  ☆30Sep 22, 2020Updated 5 years ago
• pepijndevos / seqpu

  View on GitHub
  A bit-serial CPU
  ☆20Sep 29, 2019Updated 6 years ago
• QuickLogic-Corp / EOS-S3

  View on GitHub
  Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC
  ☆27Sep 1, 2021Updated 4 years ago
• uwsampl / lastlayer

  View on GitHub
  Towards Hardware and Software Continuous Integration
  ☆13Jun 8, 2020Updated 5 years ago
• whitequark / Boneless-CPU

  View on GitHub
  Resource-efficient 16-bit CPU architecture for FPGA control plane
  ☆97Feb 20, 2025Updated last year
• icerink / iceskate

  View on GitHub
  A low cost FPGA development board for absolute newbies
  ☆18Jan 2, 2019Updated 7 years ago
• NJDFan / register-maps

  View on GitHub
  Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.
  ☆13Sep 22, 2025Updated 6 months ago