litex-hub / litehyperbusLinks
Small footprint and configurable HyperBus core
☆14Updated 3 years ago
Alternatives and similar repositories for litehyperbus
Users that are interested in litehyperbus are comparing it to the libraries listed below
Sorting:
- ☆13Updated 4 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- PicoRV☆43Updated 5 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Updated 7 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Cross compile FPGA tools☆21Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆50Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated last month
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆46Updated last week
- Small footprint and configurable Inter-Chip communication cores☆66Updated this week
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 7 months ago
- ☆17Updated 2 years ago
- Yosys Plugins☆22Updated 6 years ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 5 years ago
- Example of how to use UVM with Verilator☆32Updated last month
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 months ago
- DDR3 controller for nMigen (WIP)☆14Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 4 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- ☆38Updated 3 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 5 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- USB Full-Speed core written in migen/LiteX☆12Updated 6 years ago
- Everything needed for ulx3s FPGA☆15Updated 5 years ago
- Industry standard I/O for nMigen☆12Updated 5 years ago