litex-hub / litehyperbusLinks
Small footprint and configurable HyperBus core
☆13Updated 3 years ago
Alternatives and similar repositories for litehyperbus
Users that are interested in litehyperbus are comparing it to the libraries listed below
Sorting:
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Updated 7 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- ☆13Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- Cross compile FPGA tools☆21Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- PicoRV☆43Updated 5 years ago
- OpenFPGA☆33Updated 7 years ago
- Yosys Plugins☆22Updated 6 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- Small footprint and configurable Inter-Chip communication cores☆65Updated 2 weeks ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- Industry standard I/O for nMigen☆12Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- Experiments with Yosys cxxrtl backend☆50Updated 9 months ago
- ☆38Updated 2 years ago
- USB 1.1 Device IP Core☆21Updated 8 years ago
- Example of how to use UVM with Verilator☆23Updated last week
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Utilities for working with a Wishbone bus in an embedded device☆46Updated 2 months ago
- Next-Generation FPGA Place-and-Route☆10Updated 7 years ago