litex-hub / litehyperbusLinks
Small footprint and configurable HyperBus core
☆13Updated 3 years ago
Alternatives and similar repositories for litehyperbus
Users that are interested in litehyperbus are comparing it to the libraries listed below
Sorting:
- ☆12Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆11Updated 7 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- PicoRV☆44Updated 5 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated last month
- USB virtual model in C++ for Verilog☆31Updated 10 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Yosys Plugins☆21Updated 6 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago
- Industry standard I/O for nMigen☆12Updated 5 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- ☆44Updated 5 months ago
- Experiments with Yosys cxxrtl backend☆49Updated 7 months ago
- ☆23Updated 3 months ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆44Updated 3 months ago