YosysHQ / mcyLinks
Mutation Cover with Yosys (MCY)
☆85Updated 3 weeks ago
Alternatives and similar repositories for mcy
Users that are interested in mcy are comparing it to the libraries listed below
Sorting:
- SystemVerilog frontend for Yosys☆146Updated 2 weeks ago
- An automatic clock gating utility☆50Updated 3 months ago
- Hardware generator debugger☆74Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- ☆79Updated last year
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆109Updated 2 months ago
- ☆38Updated 3 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆115Updated last year
- WAL enables programmable waveform analysis.☆155Updated last month
- SystemVerilog synthesis tool☆204Updated 4 months ago
- Prefix tree adder space exploration library☆57Updated 8 months ago
- A SystemVerilog source file pickler.☆59Updated 9 months ago
- Xilinx Unisim Library in Verilog☆81Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- ☆47Updated 4 months ago
- Open-source FPGA research and prototyping framework.☆208Updated 11 months ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- ☆32Updated 6 months ago
- FPGA tool performance profiling☆102Updated last year
- Demo SoC for SiliconCompiler.☆60Updated 2 months ago
- Coriolis VLSI EDA Tool (LIP6)☆69Updated this week
- FuseSoC standard core library☆146Updated 2 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆152Updated 3 weeks ago
- ☆56Updated 3 years ago
- Naive Educational RISC V processor☆85Updated 2 weeks ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆106Updated 4 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated 2 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- RISC-V Formal Verification Framework☆143Updated this week