Mutation Cover with Yosys (MCY)
☆100Sep 9, 2026Updated last month
Alternatives and similar repositories for mcy
Users that are interested in mcy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆555Sep 19, 2026Updated 2 weeks ago
- Equivalence checking with Yosys☆65Sep 16, 2026Updated 3 weeks ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆25Nov 15, 2021Updated 4 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- PicoRV☆45Feb 19, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆41Jan 11, 2026Updated 8 months ago
- SystemVerilog design elaborator into word-level netlist form☆251Updated this week
- A Just-In-Time Compiler for Verilog from VMware Research☆22Dec 14, 2020Updated 5 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆104Mar 29, 2024Updated 2 years ago
- Collection of test cases for Yosys☆18Jan 4, 2022Updated 4 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- AXI Formal Verification IP☆25Apr 28, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Yosys plugin for synthesis of Bluespec code☆17Sep 8, 2021Updated 5 years ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆398Updated this week
- RISC-V Formal Verification Framework☆218Jul 15, 2026Updated 2 months ago
- SystemVerilog to Verilog conversion☆754Aug 18, 2026Updated last month
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- A padring generator for ASICs☆27May 17, 2023Updated 3 years ago
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 8 months ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆95Jul 3, 2019Updated 7 years ago
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- Benchmarks for Yosys development☆25Feb 17, 2020Updated 6 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 6 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆15May 7, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Verilog Synthesis Regression Test☆40Jan 19, 2026Updated 8 months ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆37Updated this week
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆116Updated this week
- A place to share libraries and utilities that don't belong in the core bsc repo☆41Sep 26, 2026Updated 2 weeks ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 5 years ago