Mutation Cover with Yosys (MCY)
☆91Feb 4, 2026Updated last month
Alternatives and similar repositories for mcy
Users that are interested in mcy are comparing it to the libraries listed below
Sorting:
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆496Updated this week
- Equivalence checking with Yosys☆58Updated this week
- SystemVerilog frontend for Yosys☆203Feb 22, 2026Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆450Mar 2, 2026Updated last week
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆24Dec 14, 2020Updated 5 years ago
- PicoRV☆43Feb 19, 2020Updated 6 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆99Mar 29, 2024Updated last year
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆92Jul 3, 2019Updated 6 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated 2 weeks ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated last week
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Jan 11, 2026Updated last month
- AXI Formal Verification IP☆22Apr 28, 2021Updated 4 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆364Updated this week
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Testing processors with Random Instruction Generation☆57Jan 13, 2026Updated last month
- A modern schematic entry and simulation program☆85Updated this week
- SystemVerilog to Verilog conversion☆706Nov 24, 2025Updated 3 months ago
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated 11 months ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Multi-platform nightly builds of open source FPGA tools☆301Nov 3, 2021Updated 4 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- ☆17Apr 20, 2023Updated 2 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆771Feb 9, 2026Updated 3 weeks ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆51Feb 19, 2026Updated 2 weeks ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Feb 9, 2022Updated 4 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago