Mutation Cover with Yosys (MCY)
☆101Oct 13, 2026Updated 2 weeks ago
Alternatives and similar repositories for mcy
Users that are interested in mcy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆559Oct 15, 2026Updated 2 weeks ago
- Equivalence checking with Yosys☆66Oct 20, 2026Updated last week
- SystemVerilog design elaborator into word-level netlist form☆253Oct 20, 2026Updated last week
- RISC-V Formal Verification Framework☆219Jul 15, 2026Updated 3 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A reconfigurable logic circuit made of identical rotatable tiles.☆25Nov 15, 2021Updated 4 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 6 years ago
- ☆12Oct 23, 2026Updated last week
- PicoRV☆45Feb 19, 2020Updated 6 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆105Mar 29, 2024Updated 2 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆404Updated this week
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog to Verilog conversion☆758Aug 18, 2026Updated 2 months ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆42Jan 11, 2026Updated 9 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- A padring generator for ASICs☆27May 17, 2023Updated 3 years ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- Collection of test cases for Yosys☆18Jan 4, 2022Updated 4 years ago
- Benchmarks for Yosys development☆25Feb 17, 2020Updated 6 years ago
- Yosys plugin for synthesis of Bluespec code☆17Sep 8, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Just-In-Time Compiler for Verilog from VMware Research☆22Dec 14, 2020Updated 5 years ago
- Verilator Porcelain☆48Nov 7, 2023Updated 2 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆321Updated this week
- For contributions of Chisel IP to the chisel community.☆73Sep 17, 2026Updated last month
- SystemVerilog linter☆394Nov 6, 2025Updated 11 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 3 years ago
- Dyno-IR Monorepo. High-Performance Compiler Framework for HW Synthesis & Beyond.☆17Updated this week
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆483Jun 10, 2026Updated 4 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- AXI Formal Verification IP☆25Apr 28, 2021Updated 5 years ago
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated last month
- A curated list of awesome resources for HDL design and verification☆180Oct 23, 2026Updated last week
- SystemVerilog compiler and language services☆1,173Updated this week
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆95Jul 3, 2019Updated 7 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- Simulation VCD waveform viewer, using old Motif UI☆28Apr 8, 2023Updated 3 years ago