Mutation Cover with Yosys (MCY)
☆91Apr 9, 2026Updated last week
Alternatives and similar repositories for mcy
Users that are interested in mcy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆501Apr 9, 2026Updated last week
- Equivalence checking with Yosys☆59Apr 9, 2026Updated last week
- A reconfigurable logic circuit made of identical rotatable tiles.☆26Nov 15, 2021Updated 4 years ago
- SystemVerilog frontend for Yosys☆212Apr 2, 2026Updated 2 weeks ago
- PicoRV☆43Feb 19, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆457Apr 5, 2026Updated 2 weeks ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Jan 11, 2026Updated 3 months ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated last month
- A Just-In-Time Compiler for Verilog from VMware Research☆24Dec 14, 2020Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆101Mar 29, 2024Updated 2 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- AXI Formal Verification IP☆23Apr 28, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆256Feb 22, 2026Updated last month
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆371Updated this week
- SystemVerilog to Verilog conversion☆719Mar 28, 2026Updated 3 weeks ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- A padring generator for ASICs☆26May 17, 2023Updated 2 years ago
- Multi-platform nightly builds of open source FPGA tools☆302Nov 3, 2021Updated 4 years ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- GUI for SymbiYosys☆17Oct 13, 2025Updated 6 months ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- A modern schematic entry and simulation program☆92Updated this week
- Testing processors with Random Instruction Generation☆57Jan 13, 2026Updated 3 months ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆93Jul 3, 2019Updated 6 years ago
- An abstraction library for interfacing EDA tools☆760Apr 1, 2026Updated 2 weeks ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- Filelist generator☆20Mar 31, 2026Updated 2 weeks ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated 3 months ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆33Apr 8, 2026Updated last week
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Apr 4, 2026Updated 2 weeks ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago