YosysHQ / mcy

Related projects ⓘ

Alternatives and complementary repositories for mcy

• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆81Updated 6 months ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆115Updated last month
• sifive / duh
  👾 Design ∪ Hardware
  ☆72Updated 2 weeks ago
• tdene / synth_opt_adders
  Prefix tree adder space exploration library
  ☆55Updated this week
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆51Updated last month
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated 8 months ago
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• pieter3d / simview
  ☆76Updated 8 months ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆43Updated 4 months ago
• Xilinx / XilinxUnisimLibrary
  Xilinx Unisim Library in Verilog
  ☆71Updated 4 years ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆67Updated 6 months ago
• pulp-platform / svase
  ☆29Updated 2 months ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆110Updated last year
• Kuree / hgdb
  Hardware generator debugger
  ☆71Updated 9 months ago
• povik / yosys-slang
  slang-based frontend for Yosys
  ☆43Updated this week
• FPGA-Research-Manchester / byteman
  Bitstream relocation and manipulation tool.
  ☆40Updated last year
• YosysHQ / yosys-bigsim
  A collection of big designs to run post-synthesis simulations with yosys
  ☆47Updated 9 years ago
• chipsalliance / python-fpga-interchange
  Python interface to FPGA interchange format
  ☆41Updated 2 years ago
• f4pga / prjuray
  Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.
  ☆71Updated 2 years ago
• mit-ll / CEP
  The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…
  ☆60Updated last year
• IBM / hdl-tools
  Facilitates building open source tools for working with hardware description languages (HDLs)
  ☆62Updated 4 years ago
• openhwgroup / core-v-xif
  RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
  ☆60Updated 5 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆138Updated 3 weeks ago
• waviousllc / wav-lpddr-hw
  Wavious DDR (WDDR) Physical interface (PHY) Hardware
  ☆98Updated 3 years ago
• SymbioticEDA / MARLANN
  Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks
  ☆84Updated 5 years ago
• wyvernSemi / vproc
  Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments
  ☆47Updated this week
• f4pga / prjxray-db
  Project X-Ray Database: XC7 Series
  ☆63Updated 2 years ago
• chipsalliance / fpga-interchange-schema
  ☆52Updated 2 years ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆169Updated this week