ArcaneNibble / KinglerPARLinks
Next-Generation FPGA Place-and-Route
☆10Updated 7 years ago
Alternatives and similar repositories for KinglerPAR
Users that are interested in KinglerPAR are comparing it to the libraries listed below
Sorting:
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- ☆23Updated 5 months ago
- mantle library☆44Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- PicoRV☆43Updated 5 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- OpenFPGA☆33Updated 7 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 9 months ago
- System on Chip toolkit for Amaranth HDL☆95Updated last year
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 9 months ago
- Cross compile FPGA tools☆21Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated this week
- Demo SoC for SiliconCompiler.☆61Updated 2 weeks ago
- AXI Formal Verification IP☆20Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Industry standard I/O for nMigen☆12Updated 5 years ago
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Updated 7 years ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year