YosysHQ / padringLinks
A padring generator for ASICs
☆25Updated 2 years ago
Alternatives and similar repositories for padring
Users that are interested in padring are comparing it to the libraries listed below
Sorting:
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- LunaPnR is a place and router for integrated circuits☆47Updated last month
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- ☆38Updated 3 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- Xilinx Unisim Library in Verilog☆84Updated 5 years ago
- ☆39Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆46Updated 3 years ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- ☆17Updated 9 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 8 months ago
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- ☆33Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- PicoRV☆44Updated 5 years ago
- USB virtual model in C++ for Verilog☆31Updated 10 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated 2 weeks ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆15Updated 3 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 7 months ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- Library of reusable VHDL components☆28Updated last year
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago