Alternatives and similar repositories for padring

Users that are interested in padring are comparing it to the libraries listed below

• YosysHQ / yosys-tests

  View on GitHub
  Collection of test cases for Yosys
  ☆17Jan 4, 2022Updated 4 years ago
• YosysHQ / sby-gui

  View on GitHub
  GUI for SymbiYosys
  ☆17Oct 13, 2025Updated 4 months ago
• YosysHQ / yosys-bench

  View on GitHub
  Benchmarks for Yosys development
  ☆24Feb 17, 2020Updated 5 years ago
• daveshah1 / hilotof

  View on GitHub
  HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs
  ☆13Feb 9, 2019Updated 7 years ago
• lawrie / tiny_ram_soc

  View on GitHub
  Picorv32 SoC that uses only BRAM, not flash memory
  ☆13Nov 27, 2018Updated 7 years ago
• YosysHQ / VlogHammer

  View on GitHub
  A Verilog Synthesis Regression Test
  ☆37Jan 19, 2026Updated 3 weeks ago
• The-OpenROAD-Project-Attic / OpenROAD-Utilities

  View on GitHub
  Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project
  ☆20Aug 20, 2019Updated 6 years ago
• chipsalliance / f4pga-sdf-timing

  View on GitHub
  Python library for working Standard Delay Format (SDF) Timing Annotation files.
  ☆30Jul 12, 2024Updated last year
• mattvenn / logLUTs

  View on GitHub
  Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.
  ☆22Oct 24, 2023Updated 2 years ago
• hdl / symbolator

  View on GitHub
  Generate symbols from HDL components/modules
  ☆22Feb 6, 2023Updated 3 years ago
• The-OpenROAD-Project / alpha-release

  View on GitHub
  Builds, flow and designs for the alpha release
  ☆54Dec 18, 2019Updated 6 years ago
• verilog-to-routing / libsdcparse

  View on GitHub
  ☆12Feb 6, 2026Updated last week
• YosysHQ / prjtrellis-db

  View on GitHub
  Project Trellis database
  ☆14Sep 15, 2025Updated 5 months ago
• space-tudelft / cacd

  View on GitHub
  Space CACD
  ☆11Oct 16, 2019Updated 6 years ago
• cfelton / minnesota

  View on GitHub
  A collection of HDL cores written in MyHDL.
  ☆12Oct 28, 2015Updated 10 years ago
• The-OpenROAD-Project / Birds-of-a-Feather-Open-Source-Academic-EDA-Software

  View on GitHub
  Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !
  ☆14Jun 6, 2019Updated 6 years ago
• The-OpenROAD-Project / OpenROAD-Cloud

  View on GitHub
  The source code that empowers OpenROAD Cloud
  ☆12Jun 29, 2020Updated 5 years ago
• lawrie / ulx3s_zx_spectrum

  View on GitHub
  Minimal ZX Spectrum for Ulx3s ECP5 board
  ☆12May 7, 2020Updated 5 years ago
• RoaLogic / vga_lcd

  View on GitHub
  VGA LCD Core (OpenCores)
  ☆15May 22, 2018Updated 7 years ago
• freechipsproject / chisel-coverage

  View on GitHub
  A coverage library for Chisel designs
  ☆11Mar 12, 2020Updated 5 years ago
• profmadden / pstools

  View on GitHub
  A simple C wrapper library, for generating PostScript files.
  ☆11Oct 24, 2020Updated 5 years ago
• xobs / spibone

  View on GitHub
  Wishbone bridge over SPI
  ☆11Nov 13, 2019Updated 6 years ago
• YosysHQ / abc

  View on GitHub
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆32Updated this week
• tomx4096 / baremetal-lwip

  View on GitHub
  OS-free port of LwIP stack to ARM board with lan91c111 ethernet controller
  ☆15Feb 12, 2021Updated 5 years ago
• litex-hub / litehyperbus

  View on GitHub
  Small footprint and configurable HyperBus core
  ☆14Jul 6, 2022Updated 3 years ago
• growly / bfg

  View on GitHub
  An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics
  ☆14Updated this week
• aidangoettsch / asg

  View on GitHub
  An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.
  ☆29Oct 25, 2020Updated 5 years ago
• verilator / verilator_ext_tests

  View on GitHub
  Extended and external tests for Verilator testing
  ☆17Jan 25, 2026Updated 2 weeks ago
• leds-lab / redscarf

  View on GitHub
  System-on-Chip Interconnection Network - Simulation Environment (front-end)
  ☆15Oct 5, 2023Updated 2 years ago
• olofk / simple_spi

  View on GitHub
  SPI core
  ☆14Oct 25, 2019Updated 6 years ago
• shalan / Chameleon_SoC

  View on GitHub
  AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...
  ☆13Mar 28, 2025Updated 10 months ago
• christoph-weiser / mpw7

  View on GitHub
  Efabless mpw7 submission
  ☆14May 6, 2024Updated last year
• RTimothyEdwards / irsim

  View on GitHub
  IRSIM switch-level simulator for digital circuits
  ☆36Nov 13, 2025Updated 3 months ago
• siliconcompiler / zerosoc

  View on GitHub
  Demo SoC for SiliconCompiler.
  ☆62Jan 28, 2026Updated 2 weeks ago
• lawrie / up5k-demos

  View on GitHub
  ice40 UltraPlus demos
  ☆16Oct 4, 2019Updated 6 years ago
• RTimothyEdwards / qrouter

  View on GitHub
  Qrouter detail router for digital ASIC designs
  ☆57Nov 13, 2025Updated 3 months ago
• chipsalliance / f4pga-bitstream-viewer

  View on GitHub
  Tool for graphically viewing FPGA bitstream files and their connection to FASM features.
  ☆17Apr 6, 2022Updated 3 years ago
• rohitk-singh / usb-device

  View on GitHub
  USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface
  ☆13Oct 24, 2017Updated 8 years ago
• free-pdk / fppa-pdk-emulator-vhdl

  View on GitHub
  VHDL simulation model for PADAUK PDK microcontrollers
  ☆21May 20, 2020Updated 5 years ago