YosysHQ / padringLinks
A padring generator for ASICs
☆25Updated 2 years ago
Alternatives and similar repositories for padring
Users that are interested in padring are comparing it to the libraries listed below
Sorting:
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆36Updated 2 years ago
- ☆33Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆46Updated 6 months ago
- ☆39Updated 2 years ago
- An automatic clock gating utility☆47Updated last month
- Virtual development board for HDL design☆42Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- Library of reusable VHDL components☆28Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated this week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated this week
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆29Updated 10 months ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- SAR ADC on tiny tapeout☆39Updated 4 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- ☆22Updated 3 weeks ago