YosysHQ / padringLinks
A padring generator for ASICs
☆25Updated 2 years ago
Alternatives and similar repositories for padring
Users that are interested in padring are comparing it to the libraries listed below
Sorting:
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- LunaPnR is a place and router for integrated circuits☆47Updated last week
- ☆38Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- Flip flop setup, hold & metastability explorer tool☆36Updated 2 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- ☆39Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆8Updated 2 months ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Xilinx Unisim Library in Verilog☆81Updated 5 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated this week
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- PicoRV☆44Updated 5 years ago
- Library of reusable VHDL components☆28Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- SAR ADC on tiny tapeout☆42Updated 6 months ago
- USB virtual model in C++ for Verilog☆31Updated 9 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 4 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆57Updated 2 weeks ago