YosysHQ / padringLinks
A padring generator for ASICs
☆25Updated 2 years ago
Alternatives and similar repositories for padring
Users that are interested in padring are comparing it to the libraries listed below
Sorting:
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- ☆38Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 3 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆47Updated 3 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- ☆38Updated 2 years ago
- Library of reusable VHDL components☆28Updated last year
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆62Updated 2 weeks ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- FPGA250 aboard the eFabless Caravel☆31Updated 4 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- PicoRV☆43Updated 5 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- ☆32Updated 2 years ago
- Python interface to FPGA interchange format☆41Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆37Updated last week
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- Benchmarks for Yosys development☆24Updated 5 years ago
- SAR ADC on tiny tapeout☆43Updated 8 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- USB virtual model in C++ for Verilog☆32Updated last year