synthesiseable ieee 754 floating point library in verilog
☆742Mar 13, 2023Updated 3 years ago
Alternatives and similar repositories for fpu
Users that are interested in fpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Mathematical Functions in Verilog☆98Mar 7, 2021Updated 5 years ago
- IEEE 754 floating point unit in Verilog☆150May 20, 2016Updated 10 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆603May 7, 2026Updated 2 weeks ago
- ☆63Feb 18, 2019Updated 7 years ago
- Verilog AXI components for FPGA implementation☆2,052Feb 27, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆82Apr 28, 2026Updated 3 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,581May 15, 2026Updated last week
- ☆379Sep 12, 2025Updated 8 months ago
- IC implementation of Systolic Array for TPU☆357Oct 21, 2024Updated last year
- Basic floating-point components for RISC-V processors☆69Dec 4, 2019Updated 6 years ago
- 32-bit Superscalar RISC-V CPU☆1,248Sep 18, 2021Updated 4 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆664May 11, 2026Updated last week
- Verilog PCI express components☆1,602Apr 26, 2024Updated 2 years ago
- Verilog UART☆562Feb 27, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,939May 13, 2026Updated last week
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆123Apr 3, 2026Updated last month
- Verilog library for ASIC and FPGA designers☆1,419May 8, 2024Updated 2 years ago
- Must-have verilog systemverilog modules☆1,959Mar 12, 2026Updated 2 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,085Mar 2, 2022Updated 4 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆132Jul 11, 2025Updated 10 months ago
- Verilog I2C interface for FPGA implementation☆701Feb 27, 2025Updated last year
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆70Aug 10, 2024Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Verilog AXI stream components for FPGA implementation☆890Feb 27, 2025Updated last year
- Common SystemVerilog components☆751Updated this week
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 5 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆595Oct 10, 2021Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆212Updated this week
- Various HDL (Verilog) IP Cores☆902Jul 1, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,149Jun 27, 2024Updated last year
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆232Sep 14, 2023Updated 2 years ago
- Opensource DDR3 Controller☆437Jan 18, 2026Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- ☆2,026Updated this week
- Verilog Configurable Cache☆198Updated this week
- AMBA bus lecture material☆533Jan 21, 2020Updated 6 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆981Nov 15, 2024Updated last year
- SystemVerilog to Verilog conversion☆728Mar 28, 2026Updated last month
- ☆105May 15, 2026Updated last week