dawsonjon / fpuLinks
synthesiseable ieee 754 floating point library in verilog
☆666Updated 2 years ago
Alternatives and similar repositories for fpu
Users that are interested in fpu are comparing it to the libraries listed below
Sorting:
- Common SystemVerilog components☆649Updated last week
- Verilog AXI stream components for FPGA implementation☆822Updated 5 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆525Updated 2 weeks ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆367Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,356Updated last week
- Bus bridges and other odds and ends☆582Updated 4 months ago
- SystemVerilog to Verilog conversion☆659Updated 2 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆439Updated 3 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆505Updated 3 years ago
- Verilog UART☆503Updated 5 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆598Updated 2 weeks ago
- Various HDL (Verilog) IP Cores☆828Updated 4 years ago
- lowRISC Style Guides☆450Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,110Updated 3 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆594Updated 7 years ago
- 32-bit Superscalar RISC-V CPU☆1,086Updated 3 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆509Updated 9 months ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆741Updated last year
- Verilog AXI components for FPGA implementation☆1,795Updated 5 months ago
- AMBA bus lecture material☆460Updated 5 years ago
- A Linux-capable RISC-V multicore for and by the world☆721Updated this week
- Verilog I2C interface for FPGA implementation☆641Updated 5 months ago
- Verilog SDRAM memory controller☆339Updated 8 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆513Updated 2 years ago
- ☆709Updated 2 months ago
- ☆336Updated 11 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆589Updated last year
- The UVM written in Python☆450Updated last month
- Contains the code examples from The UVM Primer Book sorted by chapters.☆564Updated 3 years ago
- Support for Rocket Chip on Zynq FPGAs☆410Updated 6 years ago