synthesiseable ieee 754 floating point library in verilog
☆724Mar 13, 2023Updated 3 years ago
Alternatives and similar repositories for fpu
Users that are interested in fpu are comparing it to the libraries listed below
Sorting:
- Mathematical Functions in Verilog☆97Mar 7, 2021Updated 5 years ago
- IEEE 754 floating point unit in Verilog☆150May 20, 2016Updated 9 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆577Mar 11, 2026Updated last week
- ☆59Feb 18, 2019Updated 7 years ago
- Verilog AXI components for FPGA implementation☆1,987Feb 27, 2025Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆81Mar 14, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,519Mar 11, 2026Updated last week
- ☆368Sep 12, 2025Updated 6 months ago
- IC implementation of Systolic Array for TPU☆343Oct 21, 2024Updated last year
- Basic floating-point components for RISC-V processors☆68Dec 4, 2019Updated 6 years ago
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆653Jan 19, 2026Updated 2 months ago
- Verilog PCI express components☆1,553Apr 26, 2024Updated last year
- Verilog UART☆540Feb 27, 2025Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆117Sep 27, 2020Updated 5 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,845Mar 10, 2026Updated last week
- Verilog library for ASIC and FPGA designers☆1,397May 8, 2024Updated last year
- Must-have verilog systemverilog modules☆1,940Mar 12, 2026Updated last week
- RTL, Cmodel, and testbench for NVDLA☆2,031Mar 2, 2022Updated 4 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 8 months ago
- Verilog I2C interface for FPGA implementation☆686Feb 27, 2025Updated last year
- Common SystemVerilog components☆728Updated this week
- A DDR3 memory controller in Verilog for various FPGAs☆575Oct 10, 2021Updated 4 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- Verilog AXI stream components for FPGA implementation☆870Feb 27, 2025Updated last year
- Various HDL (Verilog) IP Cores☆879Jul 1, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,024Jun 27, 2024Updated last year
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆227Sep 14, 2023Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated 2 weeks ago
- Opensource DDR3 Controller☆422Jan 18, 2026Updated 2 months ago
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- ☆1,939Updated this week
- Verilog Configurable Cache☆193Mar 9, 2026Updated last week
- AMBA bus lecture material☆520Jan 21, 2020Updated 6 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆970Nov 15, 2024Updated last year
- SystemVerilog to Verilog conversion☆709Nov 24, 2025Updated 3 months ago
- ☆97Mar 5, 2026Updated 2 weeks ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆99Apr 30, 2019Updated 6 years ago