synthesiseable ieee 754 floating point library in verilog
☆730Mar 13, 2023Updated 3 years ago
Alternatives and similar repositories for fpu
Users that are interested in fpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Mathematical Functions in Verilog☆97Mar 7, 2021Updated 5 years ago
- IEEE 754 floating point unit in Verilog☆149May 20, 2016Updated 9 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆587Updated this week
- ☆61Feb 18, 2019Updated 7 years ago
- Verilog AXI components for FPGA implementation☆2,010Feb 27, 2025Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆82Mar 14, 2026Updated 3 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,539Mar 31, 2026Updated last week
- ☆369Sep 12, 2025Updated 7 months ago
- IC implementation of Systolic Array for TPU☆347Oct 21, 2024Updated last year
- Basic floating-point components for RISC-V processors☆68Dec 4, 2019Updated 6 years ago
- 32-bit Superscalar RISC-V CPU☆1,223Sep 18, 2021Updated 4 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆657Apr 3, 2026Updated last week
- Verilog PCI express components☆1,568Apr 26, 2024Updated last year
- Verilog UART☆546Feb 27, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,886Updated this week
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆120Apr 3, 2026Updated last week
- Verilog library for ASIC and FPGA designers☆1,408May 8, 2024Updated last year
- Must-have verilog systemverilog modules☆1,948Mar 12, 2026Updated last month
- RTL, Cmodel, and testbench for NVDLA☆2,045Mar 2, 2022Updated 4 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆129Jul 11, 2025Updated 9 months ago
- Verilog I2C interface for FPGA implementation☆694Feb 27, 2025Updated last year
- Verilog AXI stream components for FPGA implementation☆881Feb 27, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆69Aug 10, 2024Updated last year
- Common SystemVerilog components☆733Updated this week
- A DDR3 memory controller in Verilog for various FPGAs☆585Oct 10, 2021Updated 4 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 4 months ago
- Various HDL (Verilog) IP Cores☆887Jul 1, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,077Jun 27, 2024Updated last year
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆230Sep 14, 2023Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated last month
- Opensource DDR3 Controller☆425Jan 18, 2026Updated 2 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- ☆1,961Updated this week
- Verilog Configurable Cache☆194Mar 9, 2026Updated last month
- AMBA bus lecture material☆526Jan 21, 2020Updated 6 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆976Nov 15, 2024Updated last year
- SystemVerilog to Verilog conversion☆713Mar 28, 2026Updated 2 weeks ago
- ☆100Mar 5, 2026Updated last month