dawsonjon / fpuLinks
synthesiseable ieee 754 floating point library in verilog
☆674Updated 2 years ago
Alternatives and similar repositories for fpu
Users that are interested in fpu are comparing it to the libraries listed below
Sorting:
- Common SystemVerilog components☆660Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,382Updated last week
- Bus bridges and other odds and ends☆589Updated 5 months ago
- Verilog AXI stream components for FPGA implementation☆831Updated 7 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆516Updated 3 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆383Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆440Updated 4 months ago
- SystemVerilog to Verilog conversion☆668Updated 3 months ago
- Verilog UART☆506Updated 7 months ago
- lowRISC Style Guides☆457Updated 3 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆611Updated last week
- Various HDL (Verilog) IP Cores☆835Updated 4 years ago
- AMBA bus lecture material☆467Updated 5 years ago
- Verilog SDRAM memory controller☆346Updated 8 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆594Updated 7 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆514Updated 10 months ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆571Updated 3 years ago
- Verilog I2C interface for FPGA implementation☆644Updated 7 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,123Updated 4 months ago
- 32-bit Superscalar RISC-V CPU☆1,100Updated 4 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆462Updated 2 months ago
- Support for Rocket Chip on Zynq FPGAs☆411Updated 6 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆394Updated 3 weeks ago
- Verilog AXI components for FPGA implementation☆1,823Updated 7 months ago
- The UVM written in Python☆455Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,068Updated last year
- chisel tutorial exercises and answers☆735Updated 3 years ago
- ☆346Updated 3 weeks ago
- AMBA AXI VIP☆426Updated last year