synthesiseable ieee 754 floating point library in verilog
☆760Mar 13, 2023Updated 3 years ago
Alternatives and similar repositories for fpu
Users that are interested in fpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Mathematical Functions in Verilog☆100Mar 7, 2021Updated 5 years ago
- IEEE 754 floating point unit in Verilog☆153May 20, 2016Updated 10 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆644Sep 14, 2026Updated last month
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆84Jul 18, 2026Updated 2 months ago
- ☆62Feb 18, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog AXI components for FPGA implementation☆2,153Feb 27, 2025Updated last year
- ☆392Aug 19, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,721Sep 24, 2026Updated 2 weeks ago
- IC implementation of Systolic Array for TPU☆375Oct 21, 2024Updated last year
- Basic floating-point components for RISC-V processors☆69Dec 4, 2019Updated 6 years ago
- 32-bit Superscalar RISC-V CPU☆1,315Sep 18, 2021Updated 5 years ago
- Verilog PCI express components☆1,669Apr 26, 2024Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- Verilog UART☆587Feb 27, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,157Updated this week
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆125Apr 3, 2026Updated 6 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆246Updated this week
- Verilog AXI stream components for FPGA implementation☆921Feb 27, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,442May 8, 2024Updated 2 years ago
- Must-have verilog systemverilog modules☆2,027Mar 12, 2026Updated 7 months ago
- Verilog I2C interface for FPGA implementation☆730Feb 27, 2025Updated last year
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 6 years ago
- RTL, Cmodel, and testbench for NVDLA☆2,183Mar 2, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆76Aug 10, 2024Updated 2 years ago
- Common SystemVerilog components☆808Sep 18, 2026Updated 3 weeks ago
- Berkeley's Spatial Array Generator☆1,507Updated this week
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 10 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆640Oct 10, 2021Updated 5 years ago
- Various HDL (Verilog) IP Cores☆935Jul 1, 2021Updated 5 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆240Sep 14, 2023Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,390Sep 7, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog Configurable Cache☆197Sep 21, 2026Updated 3 weeks ago
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- AMBA bus lecture material☆556Jan 21, 2020Updated 6 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,007Nov 15, 2024Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆103Apr 30, 2019Updated 7 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆22Aug 6, 2025Updated last year
- ☆2,313Updated this week