dawsonjon / fpuLinks
synthesiseable ieee 754 floating point library in verilog
☆679Updated 2 years ago
Alternatives and similar repositories for fpu
Users that are interested in fpu are comparing it to the libraries listed below
Sorting:
- Common SystemVerilog components☆665Updated last month
- Verilog AXI stream components for FPGA implementation☆834Updated 7 months ago
- Bus bridges and other odds and ends☆595Updated 6 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆613Updated this week
- SystemVerilog to Verilog conversion☆670Updated 4 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆387Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆534Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆446Updated 5 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,389Updated last week
- A DDR3 memory controller in Verilog for various FPGAs☆525Updated 4 years ago
- Verilog UART☆506Updated 7 months ago
- lowRISC Style Guides☆461Updated 4 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,130Updated 5 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆517Updated 11 months ago
- Various HDL (Verilog) IP Cores☆840Updated 4 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆596Updated 7 years ago
- Verilog SDRAM memory controller☆349Updated 8 years ago
- Verilog I2C interface for FPGA implementation☆650Updated 7 months ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆753Updated last year
- ☆350Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆466Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,106Updated 4 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆428Updated last week
- AMBA bus lecture material☆471Updated 5 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆595Updated last year
- Contains the code examples from The UVM Primer Book sorted by chapters.☆571Updated 3 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆310Updated 7 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆527Updated 2 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆511Updated 6 years ago
- Support for Rocket Chip on Zynq FPGAs☆411Updated 6 years ago