synthesiseable ieee 754 floating point library in verilog
☆745Mar 13, 2023Updated 3 years ago
Alternatives and similar repositories for fpu
Users that are interested in fpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Mathematical Functions in Verilog☆99Mar 7, 2021Updated 5 years ago
- IEEE 754 floating point unit in Verilog☆151May 20, 2016Updated 10 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆624Updated this week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆82Jul 18, 2026Updated last week
- ☆63Feb 18, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog AXI components for FPGA implementation☆2,097Feb 27, 2025Updated last year
- ☆386Jun 14, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,631Updated this week
- IC implementation of Systolic Array for TPU☆366Oct 21, 2024Updated last year
- Basic floating-point components for RISC-V processors☆69Dec 4, 2019Updated 6 years ago
- 32-bit Superscalar RISC-V CPU☆1,283Sep 18, 2021Updated 4 years ago
- Verilog PCI express components☆1,628Apr 26, 2024Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆675Jul 7, 2026Updated 2 weeks ago
- Verilog UART☆574Feb 27, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,030Updated this week
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆124Apr 3, 2026Updated 3 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆225Jul 14, 2026Updated last week
- Verilog library for ASIC and FPGA designers☆1,435May 8, 2024Updated 2 years ago
- Must-have verilog systemverilog modules☆1,998Mar 12, 2026Updated 4 months ago
- Verilog I2C interface for FPGA implementation☆710Feb 27, 2025Updated last year
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- RTL, Cmodel, and testbench for NVDLA☆2,125Mar 2, 2022Updated 4 years ago
- Verilog AXI stream components for FPGA implementation☆906Feb 27, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆136Jul 11, 2025Updated last year
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆71Aug 10, 2024Updated last year
- Common SystemVerilog components☆768Updated this week
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 7 months ago
- Berkeley's Spatial Array Generator☆1,405Jun 30, 2026Updated 3 weeks ago
- A DDR3 memory controller in Verilog for various FPGAs☆617Oct 10, 2021Updated 4 years ago
- Various HDL (Verilog) IP Cores☆925Jul 1, 2021Updated 5 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆235Sep 14, 2023Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,280Jun 27, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog Configurable Cache☆196Jun 10, 2026Updated last month
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- AMBA bus lecture material☆543Jan 21, 2020Updated 6 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆990Nov 15, 2024Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆102Apr 30, 2019Updated 7 years ago
- ☆2,167Updated this week
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆20Aug 6, 2025Updated 11 months ago