BaseJump STL: A Standard Template Library for SystemVerilog
☆692Oct 28, 2026Updated last week
Alternatives and similar repositories for basejump_stl
Users that are interested in basejump_stl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Linux-capable RISC-V multicore for and by the world☆841Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆305Updated this week
- Common SystemVerilog components☆814Sep 18, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,747Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆478Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The OpenPiton Platform☆840Oct 30, 2026Updated last week
- SystemVerilog to Verilog conversion☆761Aug 18, 2026Updated 2 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆650Updated this week
- Verilog library for ASIC and FPGA designers☆1,439May 8, 2024Updated 2 years ago
- SystemVerilog compiler and language services☆1,176Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,184Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,973Oct 29, 2026Updated last week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆471Sep 10, 2026Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆405Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆39Sep 21, 2026Updated last month
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,159Updated this week
- An abstraction library for interfacing EDA tools☆804Sep 15, 2026Updated last month
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆433Oct 27, 2026Updated last week
- An open-source static random access memory (SRAM) compiler.☆1,176Oct 29, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,215Updated this week
- Verilog Configurable Cache☆197Sep 21, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,013Nov 15, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,483Oct 23, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 3 months ago
- cocotb: Python-based chip (RTL) verification☆2,566Updated this week
- A Fast, Low-Overhead On-chip Network☆371Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,320Updated this week
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆484Jun 10, 2026Updated 4 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆329Aug 7, 2026Updated 2 months ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆331Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Hardware Description Languages☆1,184Oct 27, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆255Oct 26, 2026Updated last week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆634Jan 3, 2026Updated 10 months ago
- Random instruction generator for RISC-V processor verification☆1,376Oct 28, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,916Aug 25, 2026Updated 2 months ago
- Bus bridges and other odds and ends☆714Sep 11, 2026Updated last month
- lowRISC Style Guides☆553Jul 8, 2026Updated 3 months ago