bespoke-silicon-group / basejump_stlView external linksLinks
BaseJump STL: A Standard Template Library for SystemVerilog
☆645Jan 19, 2026Updated 3 weeks ago
Alternatives and similar repositories for basejump_stl
Users that are interested in basejump_stl are comparing it to the libraries listed below
Sorting:
- A Linux-capable RISC-V multicore for and by the world☆761Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆277Jan 10, 2026Updated last month
- Common SystemVerilog components☆708Feb 6, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,492Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆445Sep 6, 2025Updated 5 months ago
- SystemVerilog to Verilog conversion☆701Nov 24, 2025Updated 2 months ago
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆356Updated this week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆445Aug 24, 2025Updated 5 months ago
- An open-source static random access memory (SRAM) compiler.☆1,002Jan 16, 2026Updated last month
- The OpenPiton Platform☆769Sep 24, 2025Updated 4 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆962Nov 15, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,769Dec 22, 2025Updated last month
- SystemVerilog compiler and language services☆948Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Feb 7, 2026Updated last week
- Verilog Configurable Cache☆192Jan 28, 2026Updated 2 weeks ago
- An abstraction library for interfacing EDA tools☆750Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆569Oct 21, 2025Updated 3 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,183May 26, 2025Updated 8 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆402Feb 6, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,387Updated this week
- Generic Register Interface (contains various adapters)☆135Nov 20, 2025Updated 2 months ago
- A Fast, Low-Overhead On-chip Network☆268Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,149Dec 25, 2025Updated last month
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆313Feb 7, 2026Updated last week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆311Feb 4, 2026Updated last week
- Hardware Description Languages☆1,112Jul 14, 2025Updated 7 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 3 months ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆37Aug 29, 2025Updated 5 months ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆591Jan 3, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,251Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆249Sep 6, 2025Updated 5 months ago
- Random instruction generator for RISC-V processor verification☆1,252Oct 1, 2025Updated 4 months ago
- 32-bit Superscalar RISC-V CPU☆1,178Sep 18, 2021Updated 4 years ago
- A dependency management tool for hardware projects.☆345Updated this week
- Modular hardware build system☆1,128Updated this week
- SystemVerilog synthesis tool☆227Mar 10, 2025Updated 11 months ago
- SERV - The SErial RISC-V CPU☆1,751Updated this week