BaseJump STL: A Standard Template Library for SystemVerilog
☆661Apr 7, 2026Updated last week
Alternatives and similar repositories for basejump_stl
Users that are interested in basejump_stl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Linux-capable RISC-V multicore for and by the world☆794Apr 8, 2026Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆289Mar 30, 2026Updated 2 weeks ago
- Common SystemVerilog components☆736Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,546Apr 11, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆457Apr 5, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog to Verilog conversion☆719Mar 28, 2026Updated 3 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆371Updated this week
- Verilog library for ASIC and FPGA designers☆1,408May 8, 2024Updated last year
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆449Apr 5, 2026Updated last week
- The OpenPiton Platform☆782Feb 25, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,817Mar 13, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,886Apr 9, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,836Apr 10, 2026Updated last week
- An open-source static random access memory (SRAM) compiler.☆1,039Apr 8, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆38Mar 15, 2026Updated last month
- Verilog Configurable Cache☆195Mar 9, 2026Updated last month
- SystemVerilog compiler and language services☆1,000Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆978Nov 15, 2024Updated last year
- An abstraction library for interfacing EDA tools☆760Apr 1, 2026Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆280Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,166Feb 21, 2026Updated last month
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated 2 weeks ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆408Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆591Apr 7, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,406Feb 13, 2026Updated 2 months ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆599Jan 3, 2026Updated 3 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,213May 26, 2025Updated 10 months ago
- Hardware Description Languages☆1,141Apr 6, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,316Apr 12, 2026Updated last week
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated last month
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆256Feb 22, 2026Updated last month
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆316Apr 10, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆315Mar 6, 2026Updated last month
- VeeR EH1 core☆935May 29, 2023Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,281Apr 3, 2026Updated 2 weeks ago
- A dependency management tool for hardware projects.☆361Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆715Mar 28, 2026Updated 3 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,235Sep 18, 2021Updated 4 years ago
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year