BaseJump STL: A Standard Template Library for SystemVerilog
☆680Jul 7, 2026Updated last month
Alternatives and similar repositories for basejump_stl
Users that are interested in basejump_stl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Linux-capable RISC-V multicore for and by the world☆826Jul 13, 2026Updated last month
- Tile based architecture designed for computing efficiency, scalability and generality☆302Jul 27, 2026Updated 3 weeks ago
- Common SystemVerilog components☆783Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,659Aug 5, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆472Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog to Verilog conversion☆749Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆388Updated this week
- Verilog library for ASIC and FPGA designers☆1,436May 8, 2024Updated 2 years ago
- The OpenPiton Platform☆810Feb 25, 2026Updated 5 months ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆463Jul 2, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,067Updated this week
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆38May 28, 2026Updated 2 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,909Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,014Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An open-source static random access memory (SRAM) compiler.☆1,114Updated this week
- Verilog Configurable Cache☆197Jun 10, 2026Updated 2 months ago
- SystemVerilog compiler and language services☆1,115Updated this week
- An abstraction library for interfacing EDA tools☆788Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆995Nov 15, 2024Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,192Updated this week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆421Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆631Jul 24, 2026Updated 3 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,275May 29, 2026Updated 2 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,450Aug 11, 2026Updated last week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆618Jan 3, 2026Updated 7 months ago
- Hardware Description Languages☆1,166Jul 9, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,473Updated this week
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated last week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆325Jul 23, 2026Updated 3 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆267Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆325Aug 7, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- VeeR EH1 core☆960Jul 16, 2026Updated last month
- Random instruction generator for RISC-V processor verification☆1,344Apr 3, 2026Updated 4 months ago
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆743Updated this week
- A Fast, Low-Overhead On-chip Network☆330Updated this week
- A dependency management tool for hardware projects.☆384Updated this week
- 32-bit Superscalar RISC-V CPU☆1,290Sep 18, 2021Updated 4 years ago
- Modular hardware build system☆1,199Updated this week