BaseJump STL: A Standard Template Library for SystemVerilog
☆660Apr 29, 2026Updated last week
Alternatives and similar repositories for basejump_stl
Users that are interested in basejump_stl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Linux-capable RISC-V multicore for and by the world☆800Apr 24, 2026Updated 2 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆290Apr 30, 2026Updated last week
- Common SystemVerilog components☆743Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,566Apr 22, 2026Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆459Apr 5, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week
- Verilog library for ASIC and FPGA designers☆1,412May 8, 2024Updated 2 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆450Apr 5, 2026Updated last month
- The OpenPiton Platform☆788Feb 25, 2026Updated 2 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,834Mar 13, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,913Apr 30, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,864Apr 14, 2026Updated 3 weeks ago
- An open-source static random access memory (SRAM) compiler.☆1,052Apr 30, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆38Mar 15, 2026Updated last month
- Verilog Configurable Cache☆196Mar 9, 2026Updated last month
- SystemVerilog compiler and language services☆1,027Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆980Nov 15, 2024Updated last year
- An abstraction library for interfacing EDA tools☆765Apr 24, 2026Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆288Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,171Feb 21, 2026Updated 2 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆594Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last month
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆411Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,413Feb 13, 2026Updated 2 months ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆603Jan 3, 2026Updated 4 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,223Apr 17, 2026Updated 3 weeks ago
- Hardware Description Languages☆1,141Apr 6, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,354Apr 27, 2026Updated last week
- Generic Register Interface (contains various adapters)☆139Feb 24, 2026Updated 2 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆255Feb 22, 2026Updated 2 months ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆318Apr 15, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆316Mar 6, 2026Updated 2 months ago
- VeeR EH1 core☆938May 29, 2023Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,291Apr 3, 2026Updated last month
- A dependency management tool for hardware projects.☆365Apr 30, 2026Updated last week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆717Apr 30, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,241Sep 18, 2021Updated 4 years ago
- Modular hardware build system☆1,156Updated this week