BaseJump STL: A Standard Template Library for SystemVerilog
☆684Sep 22, 2026Updated this week
Alternatives and similar repositories for basejump_stl
Users that are interested in basejump_stl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 20, 2026Updated last week
- Common SystemVerilog components☆803Sep 18, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,706Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SystemVerilog to Verilog conversion☆753Aug 18, 2026Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆396Updated this week
- Verilog library for ASIC and FPGA designers☆1,442May 8, 2024Updated 2 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆467Sep 10, 2026Updated 2 weeks ago
- The OpenPiton Platform☆828Feb 25, 2026Updated 7 months ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆38Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,129Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,946Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,068Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An open-source static random access memory (SRAM) compiler.☆1,140Aug 16, 2026Updated last month
- Verilog Configurable Cache☆197Updated this week
- SystemVerilog compiler and language services☆1,149Updated this week
- An abstraction library for interfacing EDA tools☆797Sep 15, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,004Nov 15, 2024Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,204Updated this week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆426Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆640Sep 14, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,299Aug 26, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,463Updated this week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆627Jan 3, 2026Updated 8 months ago
- Hardware Description Languages☆1,177Jul 9, 2026Updated 2 months ago
- cocotb: Python-based chip (RTL) verification☆2,520Updated this week
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated last month
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆330Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆327Aug 7, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- VeeR EH1 core☆970Jul 16, 2026Updated 2 months ago
- Random instruction generator for RISC-V processor verification☆1,357Updated this week
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆751Updated this week
- A dependency management tool for hardware projects.☆393Updated this week
- A Fast, Low-Overhead On-chip Network☆352Updated this week
- 32-bit Superscalar RISC-V CPU☆1,312Sep 18, 2021Updated 5 years ago
- Modular hardware build system☆1,221Updated this week