BaseJump STL: A Standard Template Library for SystemVerilog
☆676Jul 7, 2026Updated 3 weeks ago
Alternatives and similar repositories for basejump_stl
Users that are interested in basejump_stl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Linux-capable RISC-V multicore for and by the world☆824Jul 13, 2026Updated 2 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆301Updated this week
- Common SystemVerilog components☆772Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,638Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆469Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- SystemVerilog to Verilog conversion☆743Mar 28, 2026Updated 4 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆383Updated this week
- Verilog library for ASIC and FPGA designers☆1,435May 8, 2024Updated 2 years ago
- The OpenPiton Platform☆804Feb 25, 2026Updated 5 months ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆461Jul 2, 2026Updated 3 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,038Updated this week
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆38May 28, 2026Updated 2 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,898Jul 19, 2026Updated last week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆1,989Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An open-source static random access memory (SRAM) compiler.☆1,101Jul 18, 2026Updated last week
- Verilog Configurable Cache☆196Jun 10, 2026Updated last month
- SystemVerilog compiler and language services☆1,097Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆991Nov 15, 2024Updated last year
- An abstraction library for interfacing EDA tools☆782Jul 2, 2026Updated 3 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,186Jul 15, 2026Updated last week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆421Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆623Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆478Jun 10, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,269May 29, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,441Jul 2, 2026Updated 3 weeks ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆615Jan 3, 2026Updated 6 months ago
- Hardware Description Languages☆1,163Jul 9, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,456Updated this week
- Generic Register Interface (contains various adapters)☆141Updated this week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆323Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆265Jul 22, 2026Updated last week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆324Jul 13, 2026Updated 2 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- VeeR EH1 core☆957Jul 16, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,330Apr 3, 2026Updated 3 months ago
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆738Updated this week
- A Fast, Low-Overhead On-chip Network☆321Updated this week
- A dependency management tool for hardware projects.☆380Updated this week
- 32-bit Superscalar RISC-V CPU☆1,284Sep 18, 2021Updated 4 years ago
- Modular hardware build system☆1,193Updated this week