YutaPic / FPULinks
For CPU experiment
☆14Updated 4 years ago
Alternatives and similar repositories for FPU
Users that are interested in FPU are comparing it to the libraries listed below
Sorting:
- ☆58Updated 6 years ago
- ☆90Updated last month
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆117Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated 3 weeks ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆79Updated 2 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- ☆63Updated 9 months ago
- Ventus GPGPU ISA Simulator Based on Spike☆48Updated last month
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last month
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Updated last year
- An open-source UCIe implementation☆82Updated this week
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆86Updated 5 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated last week
- RISC-V Matrix Specification☆23Updated last year
- HLS for Networks-on-Chip☆39Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 3 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Updated 11 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Updated 11 months ago
- ☆40Updated 6 years ago
- Chisel RISC-V Vector 1.0 Implementation☆129Updated 3 months ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆31Updated 5 months ago
- ☆39Updated 3 months ago
- ☆42Updated 10 months ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Public release☆58Updated 6 years ago
- ☆36Updated 4 years ago
- A Heterogeneous GPU Platform for Chipyard SoC☆42Updated this week