For CPU experiment
☆14Feb 23, 2021Updated 5 years ago
Alternatives and similar repositories for FPU
Users that are interested in FPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- double_fpu_verilog☆21Jul 17, 2014Updated 12 years ago
- ☆63Feb 18, 2019Updated 7 years ago
- 32位单精度浮点数加法器和除法器是用于执行符合IEEE 754标准的浮点数加法、除法运算的数字电路。这样的电路设计在现代计算机系统中扮演着重要角色，特别是在处理需要高精度计算的任务时。这个小项目实现了一个符合IEEE 754 单精度浮点数标准（32 位）的浮点数加法器与除法…☆15Aug 14, 2025Updated 11 months ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- Basic floating-point components for RISC-V processors☆69Dec 4, 2019Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- IEEE 754 floating point unit in Verilog☆151May 20, 2016Updated 10 years ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- HYF's high quality verilog codes☆18Dec 25, 2024Updated last year
- ☆13Apr 16, 2022Updated 4 years ago
- ☆15Aug 10, 2023Updated 2 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- ☆15Mar 22, 2024Updated 2 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆27Jan 11, 2019Updated 7 years ago
- C++ code for HLS FPGA implementation of transformer☆24Sep 11, 2024Updated last year
- ☆21Jul 16, 2026Updated last week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆82Updated this week
- CASLab-GPU simulator in SystemC☆11May 29, 2020Updated 6 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- An integrated YouTube data crawler.☆20Dec 22, 2023Updated 2 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆14Updated this week
- Minimal FPGA hardware/software co-design demo with UART protocol, scratchpad memory, and an int8 dot-product accelerator, plus Python/C++…☆27May 12, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆14Jul 16, 2026Updated last week
- Baseline SoC for Precursor☆16Oct 27, 2020Updated 5 years ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated 2 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- Code for DCT_SNN, an input encoding scheme for SNNs using DCT☆21Sep 30, 2021Updated 4 years ago
- PulseRain Rattlesnake - RISCV RV32IMC Soft CPU☆34Nov 3, 2019Updated 6 years ago
- Official code base of the BEVDet series .☆11Oct 9, 2022Updated 3 years ago
- note about IC knowledge☆10Sep 7, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- Fast Floating Point Operators for High Level Synthesis☆25Feb 23, 2023Updated 3 years ago
- Just do a 'micro' work.☆21May 28, 2022Updated 4 years ago
- Distributed SDDMM Kernel☆12Jul 8, 2022Updated 4 years ago
- ☆31Oct 23, 2019Updated 6 years ago
- synthesiseable ieee 754 floating point library in verilog☆745Mar 13, 2023Updated 3 years ago