YutaPic / FPULinks
For CPU experiment
☆14Updated 4 years ago
Alternatives and similar repositories for FPU
Users that are interested in FPU are comparing it to the libraries listed below
Sorting:
- ☆58Updated 6 years ago
- ☆90Updated this week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆118Updated 2 years ago
- ☆64Updated 9 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆82Updated 2 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆48Updated last month
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last month
- An open-source UCIe implementation☆82Updated 2 weeks ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- cycle accurate Network-on-Chip Simulator☆33Updated last month
- HLS for Networks-on-Chip☆39Updated 4 years ago
- RISC-V Matrix Specification☆23Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated 3 weeks ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆86Updated 5 months ago
- The official NaplesPU hardware code repository☆22Updated 6 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Updated 11 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆46Updated 2 years ago
- Open source high performance IEEE-754 floating unit☆89Updated last year
- ☆40Updated 6 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加 加速器☆53Updated 5 years ago
- Vector processor for RISC-V vector ISA☆136Updated 5 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Updated 3 weeks ago
- A Heterogeneous GPU Platform for Chipyard SoC☆42Updated this week
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Updated last year
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆34Updated 3 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Updated 11 months ago