YutaPic / FPULinks
For CPU experiment
☆14Updated 4 years ago
Alternatives and similar repositories for FPU
Users that are interested in FPU are comparing it to the libraries listed below
Sorting:
- ☆57Updated 6 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- ☆88Updated this week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆66Updated 3 weeks ago
- ☆57Updated 7 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆112Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆59Updated 3 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆49Updated last week
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- ☆37Updated 6 years ago
- RISC-V Matrix Specification☆23Updated 11 months ago
- ☆39Updated 8 months ago
- Basic floating-point components for RISC-V processors☆67Updated 5 years ago
- Chisel RISC-V Vector 1.0 Implementation☆121Updated last month
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- HLS for Networks-on-Chip☆37Updated 4 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆124Updated 9 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆44Updated 10 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆30Updated 2 weeks ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆23Updated 4 years ago
- An open-source UCIe controller implementation☆76Updated last week
- ☆37Updated 4 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆67Updated 3 months ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Updated 11 years ago
- ☆35Updated last month
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆204Updated 5 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 9 months ago