For CPU experiment
☆14Feb 23, 2021Updated 5 years ago
Alternatives and similar repositories for FPU
Users that are interested in FPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- double_fpu_verilog☆21Jul 17, 2014Updated 11 years ago
- ☆59Feb 18, 2019Updated 7 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- IEEE 754 floating point unit in Verilog☆150May 20, 2016Updated 9 years ago
- Basic floating-point components for RISC-V processors☆68Dec 4, 2019Updated 6 years ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- ☆14Mar 22, 2024Updated 2 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 9 years ago
- HYF's high quality verilog codes☆16Dec 25, 2024Updated last year
- ☆12Apr 16, 2022Updated 3 years ago
- ☆15Aug 10, 2023Updated 2 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆27Jan 11, 2019Updated 7 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆25Jul 17, 2025Updated 8 months ago
- C++ code for HLS FPGA implementation of transformer☆22Sep 11, 2024Updated last year
- CASLab-GPU simulator in SystemC☆11May 29, 2020Updated 5 years ago
- Portable C standard library re-entrant hash table search functions.☆11Sep 2, 2021Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆81Mar 14, 2026Updated last week
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Mar 14, 2026Updated last week
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆14Nov 12, 2025Updated 4 months ago
- Baseline SoC for Precursor☆16Oct 27, 2020Updated 5 years ago
- ☆14Feb 24, 2025Updated last year
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated 11 months ago
- Official code base of the BEVDet series .☆11Oct 9, 2022Updated 3 years ago
- Fast Floating Point Operators for High Level Synthesis☆24Feb 23, 2023Updated 3 years ago
- note about IC knowledge☆10Sep 7, 2022Updated 3 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- Code for DCT_SNN, an input encoding scheme for SNNs using DCT☆20Sep 30, 2021Updated 4 years ago
- Distributed SDDMM Kernel☆12Jul 8, 2022Updated 3 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆16Aug 18, 2022Updated 3 years ago
- synthesiseable ieee 754 floating point library in verilog☆724Mar 13, 2023Updated 3 years ago
- ☆12Sep 18, 2024Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆49Mar 15, 2026Updated last week
- PACoGen: Posit Arithmetic Core Generator☆80Aug 16, 2019Updated 6 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago