YutaPic / FPU
For CPU experiment
☆9Updated 4 years ago
Alternatives and similar repositories for FPU:
Users that are interested in FPU are comparing it to the libraries listed below
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆31Updated 2 months ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Updated 10 years ago
- Fast Floating Point Operators for High Level Synthesis☆20Updated 2 years ago
- ☆42Updated 6 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆24Updated this week
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- Wraps the NVDLA project for Chipyard integration☆19Updated last week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆35Updated 5 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆31Updated last month
- ☆50Updated last week
- HLS for Networks-on-Chip☆33Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆39Updated last week
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- ☆33Updated 8 months ago
- ☆40Updated 3 months ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆14Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆42Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- ☆35Updated 3 years ago
- ☆29Updated 6 months ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆22Updated this week
- Reconfigurable Binary Engine☆16Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆33Updated last year