YutaPic / FPU
For CPU experiment
☆10Updated 4 years ago
Alternatives and similar repositories for FPU
Users that are interested in FPU are comparing it to the libraries listed below
Sorting:
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆15Updated 6 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated last week
- ☆49Updated 6 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆35Updated 4 months ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- ☆61Updated this week
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆54Updated 3 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Updated 10 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆100Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆36Updated last week
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆41Updated 7 months ago
- Ventus GPGPU ISA Simulator Based on Spike☆43Updated last month
- HLS for Networks-on-Chip☆34Updated 4 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- RISC-V Matrix Specification☆22Updated 5 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- ☆42Updated 3 weeks ago
- Fast Floating Point Operators for High Level Synthesis☆21Updated 2 years ago
- ☆30Updated last month
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆18Updated 2 weeks ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆14Updated 3 weeks ago
- ☆33Updated last month
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 2 months ago
- Chisel Cheatsheet☆33Updated 2 years ago