YutaPic / FPULinks
For CPU experiment
☆12Updated 4 years ago
Alternatives and similar repositories for FPU
Users that are interested in FPU are comparing it to the libraries listed below
Sorting:
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆106Updated 2 years ago
- ☆51Updated 6 years ago
- ☆47Updated 2 months ago
- cycle accurate Network-on-Chip Simulator☆28Updated 2 years ago
- ☆68Updated this week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 9 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- ☆32Updated 3 months ago
- RISC-V Matrix Specification☆22Updated 7 months ago
- Ventus GPGPU ISA Simulator Based on Spike☆43Updated this week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 3 weeks ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 6 months ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Updated 11 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 4 months ago
- Chisel RISC-V Vector 1.0 Implementation☆103Updated 2 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last month
- A DSL for Systolic Arrays☆80Updated 6 years ago
- ☆36Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated 2 weeks ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆93Updated 9 months ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆43Updated 8 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆35Updated last month
- The official NaplesPU hardware code repository☆17Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- ☆44Updated 5 years ago