For CPU experiment
☆14Feb 23, 2021Updated 5 years ago
Alternatives and similar repositories for FPU
Users that are interested in FPU are comparing it to the libraries listed below
Sorting:
- ☆58Feb 18, 2019Updated 7 years ago
- Basic floating-point components for RISC-V processors☆11Aug 13, 2017Updated 8 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 8 years ago
- Basic floating-point components for RISC-V processors☆67Dec 4, 2019Updated 6 years ago
- Fast Floating Point Operators for High Level Synthesis☆24Feb 23, 2023Updated 3 years ago
- HYF's high quality verilog codes☆16Dec 25, 2024Updated last year
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- IEEE 754 floating point unit in Verilog☆149May 20, 2016Updated 9 years ago
- cycle accurate Network-on-Chip Simulator☆33Jan 4, 2026Updated last month
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Dec 4, 2024Updated last year
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆25Jul 17, 2025Updated 7 months ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- PACoGen: Posit Arithmetic Core Generator☆80Aug 16, 2019Updated 6 years ago
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 4 years ago
- A simple script to plot the Roofline model for given HW platforms and applications☆10Aug 22, 2024Updated last year
- synthesiseable ieee 754 floating point library in verilog☆721Mar 13, 2023Updated 2 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- https://nnsmith-asplos.rtfd.io Artifact of "NNSmith: Generating Diverse and Valid Test Cases for Deep Learning Compilers" ASPLOS'23☆11Mar 29, 2023Updated 2 years ago
- A curated list of awesome Molecular Modeling And Drug Discovery 🔥☆11Jul 21, 2022Updated 3 years ago
- ☆12Sep 18, 2024Updated last year
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- Simple single-port AXI memory interface☆49Jun 7, 2024Updated last year
- A tool for patching the TensorFlow frozen protobuf file for compatibility to RKNN & SNPE SDK.☆11Feb 22, 2021Updated 5 years ago
- Some learning materials, notes and scripts about the programming and security of microcontroller.☆15Mar 15, 2022Updated 3 years ago
- Official code base of the BEVDet series .☆11Oct 9, 2022Updated 3 years ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 2 years ago
- Code of the paper: Debiasing Meta-Gradient Reinforcement Learning by Learning the Outer Value Function☆13Nov 22, 2022Updated 3 years ago
- Executes a SPIR-V shader/kernel, producing results for given inputs.☆16Feb 21, 2026Updated last week
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆13Nov 12, 2025Updated 3 months ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- ☆11Apr 3, 2023Updated 2 years ago
- ☆11Apr 12, 2023Updated 2 years ago
- ☆14Apr 4, 2023Updated 2 years ago
- Unofficial mirror of Vega-FEM (http://run.usc.edu/vega/) with a fix or two☆10May 2, 2017Updated 8 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- ☆11Jan 2, 2026Updated 2 months ago
- ☆12Jan 23, 2026Updated last month
- Distributed SDDMM Kernel☆12Jul 8, 2022Updated 3 years ago
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago