YutaPic / FPULinks
For CPU experiment
☆12Updated 4 years ago
Alternatives and similar repositories for FPU
Users that are interested in FPU are comparing it to the libraries listed below
Sorting:
- ☆73Updated last week
- ☆47Updated 4 months ago
- ☆53Updated 6 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆57Updated 11 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆46Updated last week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Updated 11 years ago
- RISC-V Matrix Specification☆22Updated 9 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 2 months ago
- cycle accurate Network-on-Chip Simulator☆30Updated 2 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- ☆34Updated 5 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆40Updated 8 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆36Updated 2 months ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆38Updated 3 weeks ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 6 months ago
- A DSL for Systolic Arrays☆81Updated 6 years ago
- ☆16Updated 5 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆18Updated 9 months ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆25Updated this week
- Pure digital components of a UCIe controller☆67Updated last month
- A Toy-Purpose TPU Simulator☆19Updated last year
- Learn NVDLA by SOMNIA☆42Updated 5 years ago