YutaPic / FPULinks
For CPU experiment
☆12Updated 4 years ago
Alternatives and similar repositories for FPU
Users that are interested in FPU are comparing it to the libraries listed below
Sorting:
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆107Updated 2 years ago
- ☆52Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆53Updated 10 months ago
- ☆47Updated 3 months ago
- ☆73Updated last week
- Ventus GPGPU ISA Simulator Based on Spike☆45Updated 2 weeks ago
- RISC-V Matrix Specification☆22Updated 8 months ago
- cycle accurate Network-on-Chip Simulator☆29Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 3 weeks ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- ☆33Updated 4 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆36Updated last month
- Pure digital components of a UCIe controller☆66Updated last month
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆37Updated 7 months ago
- eyeriss-chisel3☆41Updated 3 years ago
- Chisel RISC-V Vector 1.0 Implementation☆106Updated 3 months ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Updated 11 years ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆106Updated 5 months ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- ☆65Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 5 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Vector processor for RISC-V vector ISA☆125Updated 4 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆33Updated last week
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago