YutaPic / FPULinks
For CPU experiment
☆13Updated 4 years ago
Alternatives and similar repositories for FPU
Users that are interested in FPU are comparing it to the libraries listed below
Sorting:
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- ☆84Updated this week
- ☆56Updated 6 years ago
- ☆54Updated 6 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆64Updated 2 weeks ago
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆50Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- RISC-V Matrix Specification☆23Updated 11 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆44Updated 10 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 8 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- ☆36Updated 7 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆43Updated 4 months ago
- Pure digital components of a UCIe controller☆75Updated last month
- A Heterogeneous GPU Platform for Chipyard SoC☆36Updated this week
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆23Updated 4 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Updated 11 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- Chisel implementation of Neural Processing Unit for System on the Chip☆23Updated 2 months ago
- ☆36Updated 4 years ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆57Updated 2 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆29Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- ☆46Updated 5 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago