Verilog library for ASIC and FPGA designers
☆1,442May 8, 2024Updated 2 years ago
Alternatives and similar repositories for oh
Users that are interested in oh are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Must-have verilog systemverilog modules☆2,028Mar 12, 2026Updated 7 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆632Mar 15, 2018Updated 8 years ago
- Verilog AXI components for FPGA implementation☆2,157Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆3,128Feb 27, 2025Updated last year
- HDL libraries and projects☆2,035Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- Various HDL (Verilog) IP Cores☆935Jul 1, 2021Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,724Sep 24, 2026Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,476Updated this week
- Verilog PCI express components☆1,671Apr 26, 2024Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆923Feb 27, 2025Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,393Sep 7, 2026Updated last month
- A small, light weight, RISC CPU soft core☆1,594Sep 16, 2026Updated last month
- Common SystemVerilog components☆808Sep 18, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,162Updated this week
- An abstraction library for interfacing EDA tools☆801Sep 15, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,290Updated this week
- mor1kx - an OpenRISC 1000 processor IP core☆593Jun 6, 2026Updated 4 months ago
- Hardware Description Languages☆1,180Jul 9, 2026Updated 3 months ago
- Bus bridges and other odds and ends☆710Sep 11, 2026Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,626Updated this week
- An Open-source FPGA IP Generator☆1,163Updated this week
- An open source library for image processing on FPGA.☆645Jun 16, 2015Updated 11 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- cocotb: Python-based chip (RTL) verification☆2,545Updated this week
- SystemVerilog to Verilog conversion☆755Aug 18, 2026Updated last month
- An open-source static random access memory (SRAM) compiler.☆1,156Updated this week
- RTL, Cmodel, and testbench for NVDLA☆2,189Mar 2, 2022Updated 4 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆697Jul 16, 2025Updated last year
- GPGPU microprocessor architecture☆2,228Nov 8, 2024Updated last year
- Verilog I2C interface for FPGA implementation☆730Feb 27, 2025Updated last year
- SERV - The SErial RISC-V CPU☆1,902Aug 25, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,007Nov 15, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆477Sep 13, 2024Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,817Updated this week
- RISC-V CPU Core☆453Jun 24, 2025Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆641Oct 10, 2021Updated 5 years ago
- A Linux-capable RISC-V multicore for and by the world☆838Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 20, 2026Updated 3 weeks ago
- Scala based HDL☆2,053Oct 6, 2026Updated last week