Verilog library for ASIC and FPGA designers
☆1,439May 8, 2024Updated 2 years ago
Alternatives and similar repositories for oh
Users that are interested in oh are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Must-have verilog systemverilog modules☆2,030Mar 12, 2026Updated 7 months ago
- Verilog AXI components for FPGA implementation☆2,171Feb 27, 2025Updated last year
- HDL libraries and projects☆2,051Updated this week
- Various HDL (Verilog) IP Cores☆940Jul 1, 2021Updated 5 years ago
- Verilog Ethernet components for FPGA implementation☆3,144Feb 27, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆632Mar 15, 2018Updated 8 years ago
- Verilog PCI express components☆1,675Apr 26, 2024Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆692Oct 28, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,482Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,748Updated this week
- Verilog AXI stream components for FPGA implementation☆925Feb 27, 2025Updated last year
- Common SystemVerilog components☆814Sep 18, 2026Updated last month
- A small, light weight, RISC CPU soft core☆1,596Sep 16, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated 2 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An abstraction library for interfacing EDA tools☆805Sep 15, 2026Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,636Oct 12, 2026Updated 3 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,303Oct 13, 2026Updated 3 weeks ago
- Hardware Description Languages☆1,184Oct 27, 2026Updated last week
- A DDR3 memory controller in Verilog for various FPGAs☆646Oct 10, 2021Updated 5 years ago
- An Open-source FPGA IP Generator☆1,167Updated this week
- cocotb: Python-based chip (RTL) verification☆2,566Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,185Updated this week
- Bus bridges and other odds and ends☆714Sep 11, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- GPGPU microprocessor architecture☆2,233Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆696Jul 16, 2025Updated last year
- Verilog I2C interface for FPGA implementation☆731Feb 27, 2025Updated last year
- An open source library for image processing on FPGA.☆644Jun 16, 2015Updated 11 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆594Jun 6, 2026Updated 5 months ago
- An open-source static random access memory (SRAM) compiler.☆1,177Oct 29, 2026Updated last week
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- RTL, Cmodel, and testbench for NVDLA☆2,195Mar 2, 2022Updated 4 years ago
- synthesiseable ieee 754 floating point library in verilog☆763Mar 13, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A simple, basic, formally verified UART controller☆358Jan 29, 2024Updated 2 years ago
- SystemVerilog to Verilog conversion☆761Aug 18, 2026Updated 2 months ago
- SERV - The SErial RISC-V CPU☆1,916Aug 25, 2026Updated 2 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,973Oct 29, 2026Updated last week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆499Oct 17, 2026Updated 3 weeks ago
- Learn how to design digital systems and synthesize them into an FPGA using only opensource tools☆871Apr 15, 2020Updated 6 years ago
- Yosys Open SYnthesis Suite☆4,872Updated this week