Verilog library for ASIC and FPGA designers
☆1,397May 8, 2024Updated last year
Alternatives and similar repositories for oh
Users that are interested in oh are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Must-have verilog systemverilog modules☆1,940Mar 12, 2026Updated 2 weeks ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆618Mar 15, 2018Updated 8 years ago
- Verilog AXI components for FPGA implementation☆1,996Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆2,891Feb 27, 2025Updated last year
- HDL libraries and projects☆1,883Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- BaseJump STL: A Standard Template Library for SystemVerilog☆654Jan 19, 2026Updated 2 months ago
- Various HDL (Verilog) IP Cores☆882Jul 1, 2021Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,398Feb 13, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Mar 18, 2026Updated last week
- Verilog PCI express components☆1,553Apr 26, 2024Updated last year
- Verilog AXI stream components for FPGA implementation☆875Feb 27, 2025Updated last year
- A small, light weight, RISC CPU soft core☆1,526Dec 8, 2025Updated 3 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,044Jun 27, 2024Updated last year
- Common SystemVerilog components☆728Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- An abstraction library for interfacing EDA tools☆756Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Mar 20, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- mor1kx - an OpenRISC 1000 processor IP core☆580Aug 21, 2025Updated 7 months ago
- Hardware Description Languages☆1,131Mar 17, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,511Jan 7, 2026Updated 2 months ago
- An open source library for image processing on FPGA.☆629Jun 16, 2015Updated 10 years ago
- An Open-source FPGA IP Generator☆1,062Mar 20, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,289Mar 19, 2026Updated last week
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Bus bridges and other odds and ends☆655Mar 10, 2026Updated 2 weeks ago
- An open-source static random access memory (SRAM) compiler.☆1,024Mar 12, 2026Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆710Nov 24, 2025Updated 4 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,037Mar 2, 2022Updated 4 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆685Jul 16, 2025Updated 8 months ago
- GPGPU microprocessor architecture☆2,179Nov 8, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,773Feb 19, 2026Updated last month
- Verilog I2C interface for FPGA implementation☆688Feb 27, 2025Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆970Nov 15, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Yosys Open SYnthesis Suite☆4,348Mar 20, 2026Updated last week
- Parallella board design files☆422Feb 12, 2022Updated 4 years ago
- RISC-V CPU Core☆417Jun 24, 2025Updated 9 months ago
- VeeR EH1 core☆931May 29, 2023Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆201Mar 6, 2026Updated 3 weeks ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆464Sep 13, 2024Updated last year
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆778Jun 15, 2024Updated last year