aolofsson / ohLinks
Verilog library for ASIC and FPGA designers
☆1,339Updated last year
Alternatives and similar repositories for oh
Users that are interested in oh are comparing it to the libraries listed below
Sorting:
- Package manager and build abstraction tool for FPGA/ASIC development☆1,345Updated 3 weeks ago
- A small, light weight, RISC CPU soft core☆1,466Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,377Updated last week
- Various HDL (Verilog) IP Cores☆835Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,123Updated 4 months ago
- Verilog AXI stream components for FPGA implementation☆831Updated 7 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,635Updated last week
- Verilog PCI express components☆1,435Updated last year
- Verilog AXI components for FPGA implementation☆1,822Updated 7 months ago
- cocotb: Python-based chip (RTL) verification☆2,102Updated this week
- An open-source microcontroller system based on RISC-V☆976Updated last year
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆594Updated 7 years ago
- The RIFFA development repository☆849Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆935Updated 10 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated 2 months ago
- synthesiseable ieee 754 floating point library in verilog☆674Updated 2 years ago
- VeeR EH1 core☆898Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,175Updated this week
- 32-bit Superscalar RISC-V CPU☆1,100Updated 4 years ago
- Verilog UART☆506Updated 7 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,146Updated this week
- Bus bridges and other odds and ends☆589Updated 5 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆607Updated last week
- Common SystemVerilog components☆660Updated last week
- SERV - The SErial RISC-V CPU☆1,651Updated last week
- An open-source static random access memory (SRAM) compiler.☆952Updated 3 months ago
- RISC-V Cores, SoC platforms and SoCs☆898Updated 4 years ago
- Verilog I2C interface for FPGA implementation☆644Updated 7 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆554Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,886Updated 2 months ago