aolofsson / ohLinks
Verilog library for ASIC and FPGA designers
☆1,330Updated last year
Alternatives and similar repositories for oh
Users that are interested in oh are comparing it to the libraries listed below
Sorting:
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,353Updated last week
- A small, light weight, RISC CPU soft core☆1,449Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,325Updated this week
- Various HDL (Verilog) IP Cores☆828Updated 4 years ago
- Verilog PCI express components☆1,406Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,109Updated 2 months ago
- Verilog AXI stream components for FPGA implementation☆819Updated 5 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated last month
- Verilog AXI components for FPGA implementation☆1,795Updated 5 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆593Updated 7 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,609Updated 2 weeks ago
- VeeR EH1 core☆889Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,058Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,132Updated this week
- An open-source microcontroller system based on RISC-V☆971Updated last year
- Random instruction generator for RISC-V processor verification☆1,153Updated 2 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆926Updated 9 months ago
- 32-bit Superscalar RISC-V CPU☆1,086Updated 3 years ago
- synthesiseable ieee 754 floating point library in verilog☆664Updated 2 years ago
- An Open-source FPGA IP Generator☆981Updated last week
- The RIFFA development repository☆839Updated last year
- Bus bridges and other odds and ends☆582Updated 4 months ago
- Verilog UART☆502Updated 5 months ago
- RISC-V Cores, SoC platforms and SoCs☆895Updated 4 years ago
- Verilog I2C interface for FPGA implementation☆640Updated 5 months ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆984Updated last week
- Common SystemVerilog components☆649Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆872Updated 5 years ago
- educational microarchitectures for risc-v isa☆719Updated 5 months ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆585Updated 3 weeks ago