Verilog library for ASIC and FPGA designers
☆1,442May 8, 2024Updated 2 years ago
Alternatives and similar repositories for oh
Users that are interested in oh are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Must-have verilog systemverilog modules☆2,021Mar 12, 2026Updated 6 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆630Mar 15, 2018Updated 8 years ago
- Verilog AXI components for FPGA implementation☆2,145Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆3,106Feb 27, 2025Updated last year
- HDL libraries and projects☆2,020Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- BaseJump STL: A Standard Template Library for SystemVerilog☆685Updated this week
- Various HDL (Verilog) IP Cores☆933Jul 1, 2021Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,706Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,465Updated this week
- Verilog PCI express components☆1,663Apr 26, 2024Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆918Feb 27, 2025Updated last year
- Common SystemVerilog components☆804Sep 18, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,384Sep 7, 2026Updated 2 weeks ago
- A small, light weight, RISC CPU soft core☆1,587Sep 16, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- An abstraction library for interfacing EDA tools☆797Sep 15, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,131Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,277Updated this week
- Hardware Description Languages☆1,177Jul 9, 2026Updated 2 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆592Jun 6, 2026Updated 3 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,614Sep 4, 2026Updated 3 weeks ago
- Bus bridges and other odds and ends☆705Sep 11, 2026Updated 2 weeks ago
- An Open-source FPGA IP Generator☆1,157Updated this week
- An open source library for image processing on FPGA.☆642Jun 16, 2015Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- cocotb: Python-based chip (RTL) verification☆2,522Updated this week
- SystemVerilog to Verilog conversion☆753Aug 18, 2026Updated last month
- An open-source static random access memory (SRAM) compiler.☆1,141Aug 16, 2026Updated last month
- RTL, Cmodel, and testbench for NVDLA☆2,170Mar 2, 2022Updated 4 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆697Jul 16, 2025Updated last year
- GPGPU microprocessor architecture☆2,225Nov 8, 2024Updated last year
- Verilog I2C interface for FPGA implementation☆729Feb 27, 2025Updated last year
- SERV - The SErial RISC-V CPU☆1,889Aug 25, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,004Nov 15, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Yosys Open SYnthesis Suite☆4,778Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆473Sep 13, 2024Updated 2 years ago
- RISC-V CPU Core☆451Jun 24, 2025Updated last year
- VeeR EH1 core☆970Jul 16, 2026Updated 2 months ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆802Jun 15, 2024Updated 2 years ago
- Scala based HDL☆2,044Sep 19, 2026Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 20, 2026Updated last week