Alternatives and similar repositories for oh:

Users that are interested in oh are comparing it to the libraries listed below

• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,279Updated last year
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,395Updated 3 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,700Updated 2 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆779Updated 3 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,267Updated this week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆802Updated 2 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,276Updated 2 weeks ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆573Updated 7 years ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,005Updated 3 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,063Updated 2 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆875Updated last year
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆651Updated 5 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,530Updated last week
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆604Updated 2 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆480Updated 2 months ago
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆952Updated last year
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,966Updated this week
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆912Updated 5 months ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,754Updated 2 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆551Updated 3 weeks ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆530Updated last month
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,774Updated this week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆608Updated 3 weeks ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,574Updated last month
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,110Updated 3 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆624Updated 2 years ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,465Updated 10 months ago
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆579Updated 4 years ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆826Updated 10 months ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,763Updated 3 weeks ago