Verilog library for ASIC and FPGA designers
☆1,412May 8, 2024Updated 2 years ago
Alternatives and similar repositories for oh
Users that are interested in oh are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Must-have verilog systemverilog modules☆1,955Mar 12, 2026Updated last month
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆619Mar 15, 2018Updated 8 years ago
- Verilog AXI components for FPGA implementation☆2,037Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆2,947Feb 27, 2025Updated last year
- HDL libraries and projects☆1,913Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 29, 2026Updated last week
- Various HDL (Verilog) IP Cores☆897Jul 1, 2021Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,413Feb 13, 2026Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,566Apr 22, 2026Updated 2 weeks ago
- Verilog PCI express components☆1,595Apr 26, 2024Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆886Feb 27, 2025Updated last year
- A small, light weight, RISC CPU soft core☆1,532Dec 8, 2025Updated 5 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,127Jun 27, 2024Updated last year
- Common SystemVerilog components☆743Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- An abstraction library for interfacing EDA tools☆765Apr 24, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,913Apr 30, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,133Feb 11, 2026Updated 2 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆583Aug 21, 2025Updated 8 months ago
- Hardware Description Languages☆1,141Apr 6, 2026Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,546Apr 27, 2026Updated last week
- An Open-source FPGA IP Generator☆1,094May 2, 2026Updated last week
- An open source library for image processing on FPGA.☆632Jun 16, 2015Updated 10 years ago
- Bus bridges and other odds and ends☆663Mar 10, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- cocotb: Python-based chip (RTL) verification☆2,354Apr 27, 2026Updated last week
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- An open-source static random access memory (SRAM) compiler.☆1,052Apr 30, 2026Updated last week
- RTL, Cmodel, and testbench for NVDLA☆2,072Mar 2, 2022Updated 4 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆687Jul 16, 2025Updated 9 months ago
- GPGPU microprocessor architecture☆2,189Nov 8, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,793Feb 19, 2026Updated 2 months ago
- Verilog I2C interface for FPGA implementation☆698Feb 27, 2025Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆980Nov 15, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Yosys Open SYnthesis Suite☆4,423Apr 30, 2026Updated last week
- Parallella board design files☆421Feb 12, 2022Updated 4 years ago
- RISC-V CPU Core☆426Jun 24, 2025Updated 10 months ago
- VeeR EH1 core☆938May 29, 2023Updated 2 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆465Sep 13, 2024Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆208Apr 8, 2026Updated last month
- Scala based HDL☆1,979Apr 30, 2026Updated last week