aolofsson / ohLinks
Verilog library for ASIC and FPGA designers
☆1,300Updated last year
Alternatives and similar repositories for oh
Users that are interested in oh are comparing it to the libraries listed below
Sorting:
- Verilog AXI components for FPGA implementation☆1,742Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,300Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,308Updated this week
- Verilog PCI express components☆1,351Updated last year
- Various HDL (Verilog) IP Cores☆810Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,080Updated 3 weeks ago
- Verilog AXI stream components for FPGA implementation☆810Updated 3 months ago
- cocotb: Python-based chip (RTL) verification☆2,009Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,568Updated last week
- A small, light weight, RISC CPU soft core☆1,420Updated 4 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆581Updated 7 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,110Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆918Updated 7 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆667Updated 3 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,036Updated 3 years ago
- Scala based HDL☆1,799Updated this week
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆580Updated 4 years ago
- Random instruction generator for RISC-V processor verification☆1,135Updated 2 weeks ago
- Verilog UART☆490Updated 3 months ago
- Common SystemVerilog components☆627Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,803Updated last week
- VeeR EH1 core☆883Updated 2 years ago
- Hardware Description Languages☆1,038Updated 4 months ago
- SERV - The SErial RISC-V CPU☆1,600Updated 2 weeks ago
- Bus bridges and other odds and ends☆568Updated 2 months ago
- The RIFFA development repository☆835Updated last year
- Verilog I2C interface for FPGA implementation☆624Updated 3 months ago
- SystemVerilog to Verilog conversion☆639Updated last month
- educational microarchitectures for risc-v isa☆715Updated 3 months ago
- synthesiseable ieee 754 floating point library in verilog☆643Updated 2 years ago