aolofsson / oh

Related projects ⓘ

Alternatives and complementary repositories for oh

• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,199Updated this week
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,132Updated 6 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆707Updated 3 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,095Updated this week
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆549Updated 6 years ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,499Updated 11 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆818Updated last year
• cocotb / cocotb
  cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
  ☆1,802Updated this week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,299Updated 3 weeks ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆738Updated 3 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆959Updated 3 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,371Updated last month
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆624Updated last week
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆550Updated 3 years ago
• drom / awesome-hdl
  Hardware Description Languages
  ☆965Updated 2 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆543Updated 3 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆863Updated 3 years ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆494Updated 3 weeks ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆860Updated last month
• KastnerRG / riffa
  The RIFFA development repository
  ☆774Updated 4 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,435Updated 3 weeks ago
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆890Updated 9 months ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆584Updated 2 years ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,132Updated 4 months ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,501Updated 2 weeks ago
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆831Updated 4 months ago
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆739Updated this week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆513Updated this week
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆687Updated 2 months ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆976Updated last month