Alternatives and similar repositories for oh

Users that are interested in oh are comparing it to the libraries listed below

• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,397Updated 2 weeks ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,358Updated 2 weeks ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆597Updated 7 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆842Updated 4 years ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,449Updated last year
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆838Updated 8 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,841Updated 8 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,132Updated this week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,475Updated 3 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,136Updated 5 months ago
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆985Updated last year
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆674Updated 3 months ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,011Updated last week
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆684Updated 2 years ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆904Updated 2 years ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆939Updated 11 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,121Updated 4 years ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,907Updated 3 weeks ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,657Updated last month
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,162Updated this week
• KastnerRG / riffa
  The RIFFA development repository
  ☆850Updated last year
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆602Updated 6 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆655Updated 8 months ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,871Updated this week
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆595Updated 3 months ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,189Updated last month
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,763Updated last year
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆672Updated 2 weeks ago
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆755Updated last year
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆901Updated 4 years ago