Verilog library for ASIC and FPGA designers
☆1,408May 8, 2024Updated last year
Alternatives and similar repositories for oh
Users that are interested in oh are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Must-have verilog systemverilog modules☆1,949Mar 12, 2026Updated last month
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆617Mar 15, 2018Updated 8 years ago
- Verilog AXI components for FPGA implementation☆2,018Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆2,917Feb 27, 2025Updated last year
- HDL libraries and projects☆1,900Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- BaseJump STL: A Standard Template Library for SystemVerilog☆661Apr 7, 2026Updated last week
- Various HDL (Verilog) IP Cores☆889Jul 1, 2021Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,406Feb 13, 2026Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,546Apr 11, 2026Updated last week
- Verilog PCI express components☆1,574Apr 26, 2024Updated last year
- Verilog AXI stream components for FPGA implementation☆881Feb 27, 2025Updated last year
- A small, light weight, RISC CPU soft core☆1,536Dec 8, 2025Updated 4 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,092Jun 27, 2024Updated last year
- Common SystemVerilog components☆736Updated this week
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- An abstraction library for interfacing EDA tools☆760Apr 1, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,886Apr 9, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,106Feb 11, 2026Updated 2 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆581Aug 21, 2025Updated 7 months ago
- Hardware Description Languages☆1,141Apr 6, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,532Updated this week
- An open source library for image processing on FPGA.☆631Jun 16, 2015Updated 10 years ago
- Bus bridges and other odds and ends☆661Mar 10, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,316Apr 12, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An Open-source FPGA IP Generator☆1,079Apr 11, 2026Updated last week
- SystemVerilog to Verilog conversion☆719Mar 28, 2026Updated 3 weeks ago
- An open-source static random access memory (SRAM) compiler.☆1,039Apr 8, 2026Updated last week
- RTL, Cmodel, and testbench for NVDLA☆2,053Mar 2, 2022Updated 4 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆687Jul 16, 2025Updated 9 months ago
- GPGPU microprocessor architecture☆2,186Nov 8, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,785Feb 19, 2026Updated last month
- Verilog I2C interface for FPGA implementation☆694Feb 27, 2025Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆978Nov 15, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Yosys Open SYnthesis Suite☆4,397Apr 11, 2026Updated last week
- Parallella board design files☆421Feb 12, 2022Updated 4 years ago
- RISC-V CPU Core☆420Jun 24, 2025Updated 9 months ago
- VeeR EH1 core☆935May 29, 2023Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆204Apr 8, 2026Updated last week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆465Sep 13, 2024Updated last year
- Scala based HDL☆1,972Apr 9, 2026Updated last week