aolofsson / ohLinks
Verilog library for ASIC and FPGA designers
☆1,289Updated last year
Alternatives and similar repositories for oh
Users that are interested in oh are comparing it to the libraries listed below
Sorting:
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,286Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,293Updated this week
- VeeR EH1 core☆878Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,077Updated this week
- Verilog AXI stream components for FPGA implementation☆806Updated 3 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,547Updated 2 weeks ago
- Verilog AXI components for FPGA implementation☆1,724Updated 3 months ago
- Various HDL (Verilog) IP Cores☆798Updated 3 years ago
- Verilog PCI express components☆1,304Updated last year
- A small, light weight, RISC CPU soft core☆1,409Updated 3 months ago
- 32-bit Superscalar RISC-V CPU☆1,024Updated 3 years ago
- Scala based HDL☆1,794Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆914Updated 6 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆578Updated 7 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆667Updated 6 months ago
- SERV - The SErial RISC-V CPU☆1,589Updated 2 weeks ago
- Verilog UART☆487Updated 3 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,103Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,775Updated last month
- Common SystemVerilog components☆620Updated 3 weeks ago
- Random instruction generator for RISC-V processor verification☆1,126Updated 3 months ago
- Bus bridges and other odds and ends☆560Updated last month
- An open-source microcontroller system based on RISC-V☆956Updated last year
- cocotb: Python-based chip (RTL) verification☆1,986Updated this week
- Verilog I2C interface for FPGA implementation☆612Updated 3 months ago
- educational microarchitectures for risc-v isa☆714Updated 2 months ago
- synthesiseable ieee 754 floating point library in verilog☆636Updated 2 years ago
- An open-source static random access memory (SRAM) compiler.☆906Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,506Updated 11 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆535Updated 2 months ago