Alternatives and similar repositories for oh:

Users that are interested in oh are comparing it to the libraries listed below

• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,207Updated 9 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,608Updated last year
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,239Updated this week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆775Updated 6 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆734Updated 3 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,198Updated 2 weeks ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆562Updated 6 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,009Updated this week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,883Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,468Updated 3 weeks ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆575Updated 7 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆799Updated 8 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,351Updated last week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆870Updated this week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆845Updated last year
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆639Updated 3 months ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆896Updated 3 months ago
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,053Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,377Updated this week
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆568Updated 4 years ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆936Updated 3 years ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆512Updated 4 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆558Updated last year
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆700Updated 6 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆443Updated last year
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,479Updated 2 weeks ago
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆927Updated last year
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆570Updated last week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,274Updated 7 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆662Updated this week