Verilog library for ASIC and FPGA designers
☆1,436May 8, 2024Updated 2 years ago
Alternatives and similar repositories for oh
Users that are interested in oh are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Must-have verilog systemverilog modules☆2,008Mar 12, 2026Updated 5 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆626Mar 15, 2018Updated 8 years ago
- Verilog AXI components for FPGA implementation☆2,116Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆3,068Feb 27, 2025Updated last year
- HDL libraries and projects☆1,996Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- Various HDL (Verilog) IP Cores☆930Jul 1, 2021Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,659Aug 5, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,450Aug 11, 2026Updated last week
- Verilog PCI express components☆1,644Apr 26, 2024Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆912Feb 27, 2025Updated last year
- Common SystemVerilog components☆783Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,339Jul 31, 2026Updated 2 weeks ago
- A small, light weight, RISC CPU soft core☆1,574Dec 8, 2025Updated 8 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An abstraction library for interfacing EDA tools☆788Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,067Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,227Feb 11, 2026Updated 6 months ago
- Hardware Description Languages☆1,166Jul 9, 2026Updated last month
- mor1kx - an OpenRISC 1000 processor IP core☆586Jun 6, 2026Updated 2 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,598May 12, 2026Updated 3 months ago
- Bus bridges and other odds and ends☆694Jun 2, 2026Updated 2 months ago
- An Open-source FPGA IP Generator☆1,133Updated this week
- An open source library for image processing on FPGA.☆637Jun 16, 2015Updated 11 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- cocotb: Python-based chip (RTL) verification☆2,473Updated this week
- SystemVerilog to Verilog conversion☆749Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,114Updated this week
- RTL, Cmodel, and testbench for NVDLA☆2,137Mar 2, 2022Updated 4 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆694Jul 16, 2025Updated last year
- Verilog I2C interface for FPGA implementation☆717Feb 27, 2025Updated last year
- GPGPU microprocessor architecture☆2,216Nov 8, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,862Jul 10, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆995Nov 15, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Yosys Open SYnthesis Suite☆4,681Updated this week
- RISC-V CPU Core☆443Jun 24, 2025Updated last year
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆469Sep 13, 2024Updated last year
- VeeR EH1 core☆960Jul 16, 2026Updated last month
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆799Jun 15, 2024Updated 2 years ago
- Scala based HDL☆2,027Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆302Jul 27, 2026Updated 3 weeks ago