Verilog library for ASIC and FPGA designers
☆1,392May 8, 2024Updated last year
Alternatives and similar repositories for oh
Users that are interested in oh are comparing it to the libraries listed below
Sorting:
- Verilog AXI components for FPGA implementation☆1,965Feb 27, 2025Updated last year
- HDL libraries and projects☆1,861Updated this week
- Must-have verilog systemverilog modules☆1,934Feb 19, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Verilog Ethernet components for FPGA implementation☆2,865Feb 27, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆616Mar 15, 2018Updated 7 years ago
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- Verilog PCI express components☆1,541Apr 26, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- Common SystemVerilog components☆713Feb 26, 2026Updated last week
- Verilog AXI stream components for FPGA implementation☆865Feb 27, 2025Updated last year
- A small, light weight, RISC CPU soft core☆1,514Dec 8, 2025Updated 2 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- mor1kx - an OpenRISC 1000 processor IP core☆577Aug 21, 2025Updated 6 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- Hardware Description Languages☆1,116Jul 14, 2025Updated 7 months ago
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated 2 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆684Jul 16, 2025Updated 7 months ago
- An open-source static random access memory (SRAM) compiler.☆1,016Jan 16, 2026Updated last month
- An Open-source FPGA IP Generator☆1,056Updated this week
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- SystemVerilog to Verilog conversion☆704Nov 24, 2025Updated 3 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,493Jan 7, 2026Updated last month
- Bus bridges and other odds and ends☆644Apr 14, 2025Updated 10 months ago
- GPGPU microprocessor architecture☆2,179Nov 8, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated 2 weeks ago
- RTL, Cmodel, and testbench for NVDLA☆2,027Mar 2, 2022Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- Verilog I2C interface for FPGA implementation☆684Feb 27, 2025Updated last year
- Yosys Open SYnthesis Suite☆4,305Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆197Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated last week
- RISC-V CPU Core☆411Jun 24, 2025Updated 8 months ago
- VeeR EH1 core☆929May 29, 2023Updated 2 years ago
- Scala based HDL☆1,928Feb 18, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 3 weeks ago