Verilog library for ASIC and FPGA designers
☆1,421May 8, 2024Updated 2 years ago
Alternatives and similar repositories for oh
Users that are interested in oh are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Must-have verilog systemverilog modules☆1,973Mar 12, 2026Updated 3 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆624Mar 15, 2018Updated 8 years ago
- Verilog AXI components for FPGA implementation☆2,071Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆2,988Feb 27, 2025Updated last year
- HDL libraries and projects☆1,945Jun 11, 2026Updated last week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated last month
- Various HDL (Verilog) IP Cores☆908Jul 1, 2021Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,420Jun 8, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,599Updated this week
- Verilog PCI express components☆1,610Apr 26, 2024Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆895Feb 27, 2025Updated last year
- A small, light weight, RISC CPU soft core☆1,552Dec 8, 2025Updated 6 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,217Jun 27, 2024Updated last year
- Common SystemVerilog components☆757Jun 5, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An abstraction library for interfacing EDA tools☆771Apr 24, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,969Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,166Feb 11, 2026Updated 4 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆585Jun 6, 2026Updated last week
- Hardware Description Languages☆1,153Apr 6, 2026Updated 2 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,568May 12, 2026Updated last month
- An Open-source FPGA IP Generator☆1,114Updated this week
- An open source library for image processing on FPGA.☆632Jun 16, 2015Updated 11 years ago
- Bus bridges and other odds and ends☆683Jun 2, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- cocotb: Python-based chip (RTL) verification☆2,407Updated this week
- SystemVerilog to Verilog conversion☆736Mar 28, 2026Updated 2 months ago
- An open-source static random access memory (SRAM) compiler.☆1,074May 15, 2026Updated last month
- RTL, Cmodel, and testbench for NVDLA☆2,102Mar 2, 2022Updated 4 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆688Jul 16, 2025Updated 11 months ago
- GPGPU microprocessor architecture☆2,199Nov 8, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,812Feb 19, 2026Updated 3 months ago
- Verilog I2C interface for FPGA implementation☆702Feb 27, 2025Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆982Nov 15, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Yosys Open SYnthesis Suite☆4,531Updated this week
- Parallella board design files☆421Feb 12, 2022Updated 4 years ago
- RISC-V CPU Core☆436Jun 24, 2025Updated 11 months ago
- VeeR EH1 core☆949May 29, 2023Updated 3 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆468Sep 13, 2024Updated last year
- Scala based HDL☆2,000Jun 10, 2026Updated last week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆797Jun 15, 2024Updated 2 years ago