Alternatives and similar repositories for oh:

Users that are interested in oh are comparing it to the libraries listed below

• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,243Updated 10 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆790Updated 2 weeks ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,367Updated last month
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,233Updated 3 weeks ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆751Updated 3 years ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,639Updated 2 weeks ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆576Updated 2 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,023Updated last month
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,252Updated last week
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆563Updated 7 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,491Updated 3 weeks ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆647Updated 4 months ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆520Updated 5 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆589Updated 2 weeks ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆860Updated last year
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,917Updated this week
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆940Updated last year
• KastnerRG / riffa
  The RIFFA development repository
  ☆805Updated 9 months ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆902Updated 4 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆961Updated 3 years ago
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆881Updated 4 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆587Updated 2 weeks ago
• alexforencich / verilog-uart
  Verilog UART
  ☆459Updated 2 weeks ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆707Updated last week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,075Updated last month
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆669Updated last week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆523Updated last month
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆405Updated this week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,741Updated this week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,062Updated this week