Verilog library for ASIC and FPGA designers
☆1,435May 8, 2024Updated 2 years ago
Alternatives and similar repositories for oh
Users that are interested in oh are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Must-have verilog systemverilog modules☆2,001Mar 12, 2026Updated 4 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆625Mar 15, 2018Updated 8 years ago
- Verilog AXI components for FPGA implementation☆2,100Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆3,045Feb 27, 2025Updated last year
- HDL libraries and projects☆1,981Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- BaseJump STL: A Standard Template Library for SystemVerilog☆676Jul 7, 2026Updated 3 weeks ago
- Various HDL (Verilog) IP Cores☆926Jul 1, 2021Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,638Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,441Jul 2, 2026Updated 3 weeks ago
- Verilog PCI express components☆1,628Apr 26, 2024Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆907Feb 27, 2025Updated last year
- Common SystemVerilog components☆772Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,286Jun 27, 2024Updated 2 years ago
- A small, light weight, RISC CPU soft core☆1,570Dec 8, 2025Updated 7 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An abstraction library for interfacing EDA tools☆782Jul 2, 2026Updated 3 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,038Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,206Feb 11, 2026Updated 5 months ago
- Hardware Description Languages☆1,163Jul 9, 2026Updated 2 weeks ago
- mor1kx - an OpenRISC 1000 processor IP core☆587Jun 6, 2026Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,588May 12, 2026Updated 2 months ago
- An Open-source FPGA IP Generator☆1,129Updated this week
- Bus bridges and other odds and ends☆688Jun 2, 2026Updated last month
- An open source library for image processing on FPGA.☆635Jun 16, 2015Updated 11 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- cocotb: Python-based chip (RTL) verification☆2,456Updated this week
- SystemVerilog to Verilog conversion☆743Mar 28, 2026Updated 4 months ago
- An open-source static random access memory (SRAM) compiler.☆1,101Jul 18, 2026Updated last week
- RTL, Cmodel, and testbench for NVDLA☆2,128Mar 2, 2022Updated 4 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆691Jul 16, 2025Updated last year
- Verilog I2C interface for FPGA implementation☆710Feb 27, 2025Updated last year
- GPGPU microprocessor architecture☆2,211Nov 8, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,838Jul 10, 2026Updated 2 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆991Nov 15, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Yosys Open SYnthesis Suite☆4,629Updated this week
- RISC-V CPU Core☆443Jun 24, 2025Updated last year
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆468Sep 13, 2024Updated last year
- VeeR EH1 core☆957Jul 16, 2026Updated last week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆798Jun 15, 2024Updated 2 years ago
- Scala based HDL☆2,021Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆301Updated this week