aolofsson / ohLinks
Verilog library for ASIC and FPGA designers
☆1,341Updated last year
Alternatives and similar repositories for oh
Users that are interested in oh are comparing it to the libraries listed below
Sorting:
- Various HDL (Verilog) IP Cores☆839Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,122Updated 4 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,344Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,385Updated this week
- Verilog PCI express components☆1,446Updated last year
- A small, light weight, RISC CPU soft core☆1,465Updated 2 months ago
- Verilog AXI stream components for FPGA implementation☆833Updated 7 months ago
- Verilog AXI components for FPGA implementation☆1,831Updated 7 months ago
- cocotb: Python-based chip (RTL) verification☆2,117Updated this week
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆595Updated 7 years ago
- An open-source microcontroller system based on RISC-V☆980Updated last year
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆673Updated 3 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,646Updated last month
- 32-bit Superscalar RISC-V CPU☆1,106Updated 4 years ago
- VeeR EH1 core☆900Updated 2 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,150Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆936Updated 11 months ago
- The RIFFA development repository☆848Updated last year
- Verilog I2C interface for FPGA implementation☆648Updated 7 months ago
- Random instruction generator for RISC-V processor verification☆1,177Updated 3 weeks ago
- mor1kx - an OpenRISC 1000 processor IP core☆556Updated 2 months ago
- An open-source static random access memory (SRAM) compiler.☆956Updated this week
- Verilog UART☆506Updated 7 months ago
- An Open-source FPGA IP Generator☆1,011Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆872Updated 5 years ago
- synthesiseable ieee 754 floating point library in verilog☆679Updated 2 years ago
- RISC-V Cores, SoC platforms and SoCs☆897Updated 4 years ago
- Bus bridges and other odds and ends☆593Updated 6 months ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆596Updated 2 months ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆856Updated 2 weeks ago