Verilog library for ASIC and FPGA designers
☆1,437May 8, 2024Updated 2 years ago
Alternatives and similar repositories for oh
Users that are interested in oh are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Must-have verilog systemverilog modules☆2,018Mar 12, 2026Updated 5 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆627Mar 15, 2018Updated 8 years ago
- Verilog AXI components for FPGA implementation☆2,128Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆3,083Feb 27, 2025Updated last year
- HDL libraries and projects☆2,008Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated 2 months ago
- Various HDL (Verilog) IP Cores☆933Jul 1, 2021Updated 5 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,454Aug 24, 2026Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,683Aug 27, 2026Updated last week
- Verilog PCI express components☆1,655Apr 26, 2024Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆913Feb 27, 2025Updated last year
- Common SystemVerilog components☆793Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,382Updated this week
- A small, light weight, RISC CPU soft core☆1,580Aug 19, 2026Updated 2 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- An abstraction library for interfacing EDA tools☆793Aug 12, 2026Updated 3 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,093Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,243Aug 31, 2026Updated last week
- Hardware Description Languages☆1,170Jul 9, 2026Updated last month
- mor1kx - an OpenRISC 1000 processor IP core☆590Jun 6, 2026Updated 3 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,604Updated this week
- Bus bridges and other odds and ends☆704Jun 2, 2026Updated 3 months ago
- An Open-source FPGA IP Generator☆1,145Updated this week
- An open source library for image processing on FPGA.☆638Jun 16, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- cocotb: Python-based chip (RTL) verification☆2,495Updated this week
- SystemVerilog to Verilog conversion☆750Aug 18, 2026Updated 2 weeks ago
- An open-source static random access memory (SRAM) compiler.☆1,127Aug 16, 2026Updated 3 weeks ago
- RTL, Cmodel, and testbench for NVDLA☆2,148Mar 2, 2022Updated 4 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆696Jul 16, 2025Updated last year
- GPGPU microprocessor architecture☆2,221Nov 8, 2024Updated last year
- Verilog I2C interface for FPGA implementation☆725Feb 27, 2025Updated last year
- SERV - The SErial RISC-V CPU☆1,881Aug 25, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,000Nov 15, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Yosys Open SYnthesis Suite☆4,740Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆472Sep 13, 2024Updated last year
- RISC-V CPU Core☆445Jun 24, 2025Updated last year
- VeeR EH1 core☆966Jul 16, 2026Updated last month
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆800Jun 15, 2024Updated 2 years ago
- Scala based HDL☆2,034Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆302Updated this week