IEEE 754 single and double precision floating point library in systemverilog and vhdl
☆82Jul 18, 2026Updated 3 weeks ago
Alternatives and similar repositories for fpu
Users that are interested in fpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IEEE 754 single precision floating point library in systemverilog and vhdl☆42Jul 18, 2026Updated 3 weeks ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆27Jul 27, 2026Updated 2 weeks ago
- Basic floating-point components for RISC-V processors☆69Dec 4, 2019Updated 6 years ago
- synthesiseable ieee 754 floating point library in verilog☆750Mar 13, 2023Updated 3 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 6-stage dual-issue in-order superscalar risc-v cpu☆14Aug 4, 2026Updated last week
- My own VHDL components library. Anything from a flip flop to an ALU.☆12Feb 5, 2024Updated 2 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 2 years ago
- Verilog program☆16Jul 27, 2020Updated 6 years ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆66May 29, 2025Updated last year
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆630Jul 24, 2026Updated 2 weeks ago
- double_fpu_verilog☆21Jul 17, 2014Updated 12 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆72Aug 10, 2024Updated 2 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆33Mar 13, 2025Updated last year
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- IEEE 754 floating point unit in Verilog☆152May 20, 2016Updated 10 years ago
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- ☆20Sep 12, 2025Updated 10 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆22Jul 28, 2026Updated last week
- RISC-V Matrix Specification☆27Dec 2, 2024Updated last year
- Open source high performance IEEE-754 floating unit☆99Feb 26, 2024Updated 2 years ago
- ☆389Jun 14, 2026Updated last month
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 7 months ago
- TCL scripts for FPGA (Xilinx)☆36Jul 5, 2022Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆73Aug 4, 2026Updated last week
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆137Jul 11, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆36Jul 29, 2026Updated last week
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆17Sep 21, 2025Updated 10 months ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 7 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆24Aug 24, 2024Updated last year
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆23Aug 2, 2021Updated 5 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆62Jul 5, 2022Updated 4 years ago