taneroksuz / fpuLinks
IEEE 754 single and double precision floating point library in systemverilog and vhdl
☆73Updated 11 months ago
Alternatives and similar repositories for fpu
Users that are interested in fpu are comparing it to the libraries listed below
Sorting:
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- General Purpose AXI Direct Memory Access☆61Updated last year
- A simple DDR3 memory controller☆61Updated 2 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆143Updated 2 weeks ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆117Updated 4 years ago
- SpinalHDL Hardware Math Library☆93Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆182Updated last year
- Simple single-port AXI memory interface☆47Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆163Updated 3 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated last week
- Mathematical Functions in Verilog☆95Updated 4 years ago
- ☆69Updated 4 years ago
- RISC-V Nox core☆69Updated 4 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- Repository gathering basic modules for CDC purpose☆55Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆76Updated 3 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year
- ☆110Updated 3 weeks ago
- Introductory course into static timing analysis (STA).☆99Updated 4 months ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆137Updated last week
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆37Updated 3 years ago
- BlackParrot on Zynq☆47Updated 2 weeks ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆72Updated 4 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 4 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆76Updated 5 years ago