taneroksuz / fpuLinks
IEEE 754 single and double precision floating point library in systemverilog and vhdl
☆68Updated 8 months ago
Alternatives and similar repositories for fpu
Users that are interested in fpu are comparing it to the libraries listed below
Sorting:
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆139Updated last month
- A simple DDR3 memory controller☆59Updated 2 years ago
- RISC-V Nox core☆68Updated last month
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆74Updated 4 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆155Updated last month
- Mathematical Functions in Verilog☆94Updated 4 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆131Updated this week
- Simple single-port AXI memory interface☆44Updated last year
- ☆97Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆173Updated 9 months ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- ☆64Updated 4 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆107Updated 4 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆69Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated last month
- RISC-V Verification Interface☆100Updated 2 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆90Updated 6 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- BlackParrot on Zynq☆44Updated 5 months ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago