taneroksuz / fpuLinks
IEEE 754 single and double precision floating point library in systemverilog and vhdl
☆65Updated 5 months ago
Alternatives and similar repositories for fpu
Users that are interested in fpu are comparing it to the libraries listed below
Sorting:
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- ☆58Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆110Updated 2 weeks ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- A demo system for Ibex including debug support and some peripherals☆67Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Mathematical Functions in Verilog☆92Updated 4 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- BlackParrot on Zynq☆41Updated 2 months ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆43Updated 4 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 3 weeks ago
- Altera Advanced Synthesis Cookbook 11.0☆104Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 7 months ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago