alexforencich / verilog-uartLinks
Verilog UART
☆502Updated 5 months ago
Alternatives and similar repositories for verilog-uart
Users that are interested in verilog-uart are comparing it to the libraries listed below
Sorting:
- Verilog I2C interface for FPGA implementation☆640Updated 5 months ago
- Various HDL (Verilog) IP Cores☆828Updated 4 years ago
- Verilog AXI stream components for FPGA implementation☆819Updated 5 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆363Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆502Updated 3 years ago
- SPI Master for FPGA - VHDL and Verilog☆297Updated 2 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆593Updated 7 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆345Updated 2 weeks ago
- Bus bridges and other odds and ends☆582Updated 4 months ago
- AMBA bus lecture material☆456Updated 5 years ago
- Verilog SDRAM memory controller☆339Updated 8 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,353Updated last week
- AMBA AXI VIP☆416Updated last year
- AXI interface modules for Cocotb☆276Updated last year
- training labs and examples☆432Updated 3 years ago
- Common SystemVerilog components☆649Updated this week
- Contains the code examples from The UVM Primer Book sorted by chapters.☆564Updated 3 years ago
- SPI Slave for FPGA in Verilog and VHDL☆210Updated last year
- ☆631Updated 3 weeks ago
- synthesiseable ieee 754 floating point library in verilog☆664Updated 2 years ago
- Verilog AXI components for FPGA implementation☆1,795Updated 5 months ago
- Verilog PCI express components☆1,406Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆214Updated 2 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆273Updated 5 years ago
- The UVM written in Python☆449Updated last month
- Verilog UART☆178Updated 12 years ago
- Reference examples and short projects using UVM Methodology☆278Updated 3 years ago
- Awesome ASIC design verification☆316Updated 3 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆513Updated 2 years ago
- Xilinx Tcl Store☆367Updated last week