Verilog UART
☆591Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-uart
Users that are interested in verilog-uart are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog I2C interface for FPGA implementation☆731Feb 27, 2025Updated last year
- Verilog UART☆203Jun 4, 2013Updated 13 years ago
- Verilog AXI stream components for FPGA implementation☆925Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆2,168Feb 27, 2025Updated last year
- Verilog digital signal processing components☆197Oct 30, 2022Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Verilog Ethernet components for FPGA implementation☆3,144Feb 27, 2025Updated last year
- Verilog PCI express components☆1,675Apr 26, 2024Updated 2 years ago
- A simple, basic, formally verified UART controller☆356Jan 29, 2024Updated 2 years ago
- Various HDL (Verilog) IP Cores☆939Jul 1, 2021Updated 5 years ago
- Verilog wishbone components☆137Jan 5, 2024Updated 2 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆165Feb 27, 2025Updated last year
- AMBA bus lecture material☆562Jan 21, 2020Updated 6 years ago
- A simple implementation of a UART modem in Verilog.☆198Nov 10, 2021Updated 4 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆354Sep 14, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A DDR3 memory controller in Verilog for various FPGAs☆644Oct 10, 2021Updated 5 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆498Oct 17, 2026Updated 2 weeks ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆632Mar 15, 2018Updated 8 years ago
- Verilog library for ASIC and FPGA designers☆1,440May 8, 2024Updated 2 years ago
- Must-have verilog systemverilog modules☆2,029Mar 12, 2026Updated 7 months ago
- Verilog SDRAM memory controller☆389May 13, 2017Updated 9 years ago
- synthesiseable ieee 754 floating point library in verilog☆763Mar 13, 2023Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,745Updated this week
- Verilog implementation of Mersenne Twister PRNG☆32Jun 20, 2018Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- HDL libraries and projects☆2,049Updated this week
- APB master and slave developed in RTL.☆33Oct 25, 2025Updated last year
- Simple 8-bit UART realization on Verilog HDL.☆121Apr 27, 2024Updated 2 years ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 10 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,397Sep 7, 2026Updated last month
- SPI Slave for FPGA in Verilog and VHDL☆234May 11, 2024Updated 2 years ago
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆22Aug 6, 2025Updated last year
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A small, light weight, RISC CPU soft core☆1,597Sep 16, 2026Updated last month
- Common SystemVerilog components☆814Sep 18, 2026Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,632Oct 12, 2026Updated 3 weeks ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 8 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,505Jul 5, 2024Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆140Jul 11, 2025Updated last year
- AXI interface modules for Cocotb☆368Aug 24, 2026Updated 2 months ago