Verilog UART
☆536Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-uart
Users that are interested in verilog-uart are comparing it to the libraries listed below
Sorting:
- Verilog I2C interface for FPGA implementation☆684Feb 27, 2025Updated last year
- Verilog UART☆192Jun 4, 2013Updated 12 years ago
- Verilog AXI stream components for FPGA implementation☆865Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆1,970Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆2,865Feb 27, 2025Updated last year
- Verilog digital signal processing components☆171Oct 30, 2022Updated 3 years ago
- Verilog PCI express components☆1,541Apr 26, 2024Updated last year
- A simple, basic, formally verified UART controller☆326Jan 29, 2024Updated 2 years ago
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- Verilog wishbone components☆124Jan 5, 2024Updated 2 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Feb 27, 2025Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆303Sep 14, 2023Updated 2 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆424Feb 13, 2026Updated 3 weeks ago
- A simple implementation of a UART modem in Verilog.☆175Nov 10, 2021Updated 4 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆616Mar 15, 2018Updated 7 years ago
- Must-have verilog systemverilog modules☆1,934Feb 19, 2026Updated 2 weeks ago
- Simple 8-bit UART realization on Verilog HDL.☆115Apr 27, 2024Updated last year
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- synthesiseable ieee 754 floating point library in verilog☆721Mar 13, 2023Updated 2 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆569Oct 10, 2021Updated 4 years ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 9 years ago
- AMBA bus lecture material☆512Jan 21, 2020Updated 6 years ago
- SPI Slave for FPGA in Verilog and VHDL☆223May 11, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- Generic Register Interface (contains various adapters)☆136Feb 24, 2026Updated last week
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- HDL libraries and projects☆1,866Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 7 months ago
- Verilog Content Addressable Memory Module☆115Mar 2, 2022Updated 4 years ago
- Verilog implementation of Mersenne Twister PRNG☆31Jun 20, 2018Updated 7 years ago
- UART models for cocotb☆34Sep 7, 2025Updated 5 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆197Updated this week
- AXI interface modules for Cocotb☆315Sep 30, 2025Updated 5 months ago
- Open source FPGA-based NIC and platform for in-network compute☆67Aug 21, 2025Updated 6 months ago
- Verilog SDRAM memory controller☆360May 13, 2017Updated 8 years ago
- A small, light weight, RISC CPU soft core☆1,514Dec 8, 2025Updated 2 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,498Jan 7, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆259Nov 6, 2024Updated last year