Verilog UART
☆542Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-uart
Users that are interested in verilog-uart are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog I2C interface for FPGA implementation☆688Feb 27, 2025Updated last year
- Verilog UART☆193Jun 4, 2013Updated 12 years ago
- Verilog AXI stream components for FPGA implementation☆875Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆1,996Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆2,891Feb 27, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Verilog digital signal processing components☆172Oct 30, 2022Updated 3 years ago
- Verilog PCI express components☆1,553Apr 26, 2024Updated last year
- A simple, basic, formally verified UART controller☆329Jan 29, 2024Updated 2 years ago
- Verilog wishbone components☆125Jan 5, 2024Updated 2 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Feb 27, 2025Updated last year
- Various HDL (Verilog) IP Cores☆882Jul 1, 2021Updated 4 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆618Mar 15, 2018Updated 8 years ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 9 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆434Feb 13, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- A simple implementation of a UART modem in Verilog.☆177Nov 10, 2021Updated 4 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆309Sep 14, 2023Updated 2 years ago
- Must-have verilog systemverilog modules☆1,940Mar 12, 2026Updated 2 weeks ago
- Verilog implementation of Mersenne Twister PRNG☆31Jun 20, 2018Updated 7 years ago
- synthesiseable ieee 754 floating point library in verilog☆724Mar 13, 2023Updated 3 years ago
- Verilog library for ASIC and FPGA designers☆1,397May 8, 2024Updated last year
- AMBA bus lecture material☆520Jan 21, 2020Updated 6 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆575Oct 10, 2021Updated 4 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Verilog Content Addressable Memory Module☆116Mar 2, 2022Updated 4 years ago
- Simple 8-bit UART realization on Verilog HDL.☆116Apr 27, 2024Updated last year
- SPI Slave for FPGA in Verilog and VHDL☆229May 11, 2024Updated last year
- HDL libraries and projects☆1,883Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Mar 18, 2026Updated last week
- Verilog SDRAM memory controller☆363May 13, 2017Updated 8 years ago
- UART models for cocotb☆34Sep 7, 2025Updated 6 months ago
- A small, light weight, RISC CPU soft core☆1,526Dec 8, 2025Updated 3 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,511Jan 7, 2026Updated 2 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated last month
- Open source FPGA-based NIC and platform for in-network compute☆67Aug 21, 2025Updated 7 months ago
- AXI interface modules for Cocotb☆321Mar 13, 2026Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 8 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,044Jun 27, 2024Updated last year
- Ethernet interface modules for Cocotb☆76Sep 8, 2025Updated 6 months ago
- Opensource DDR3 Controller☆423Jan 18, 2026Updated 2 months ago