Verilog UART
☆573Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-uart
Users that are interested in verilog-uart are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog I2C interface for FPGA implementation☆707Feb 27, 2025Updated last year
- Verilog UART☆201Jun 4, 2013Updated 13 years ago
- Verilog AXI stream components for FPGA implementation☆900Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆2,082Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆3,020Feb 27, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog digital signal processing components☆186Oct 30, 2022Updated 3 years ago
- Verilog PCI express components☆1,620Apr 26, 2024Updated 2 years ago
- A simple, basic, formally verified UART controller☆343Jan 29, 2024Updated 2 years ago
- Verilog wishbone components☆132Jan 5, 2024Updated 2 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆162Feb 27, 2025Updated last year
- Various HDL (Verilog) IP Cores☆915Jul 1, 2021Updated 5 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆625Mar 15, 2018Updated 8 years ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 10 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆464Feb 13, 2026Updated 4 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A simple implementation of a UART modem in Verilog.☆189Nov 10, 2021Updated 4 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆334Sep 14, 2023Updated 2 years ago
- Must-have verilog systemverilog modules☆1,989Mar 12, 2026Updated 3 months ago
- Verilog implementation of Mersenne Twister PRNG☆31Jun 20, 2018Updated 8 years ago
- Verilog library for ASIC and FPGA designers☆1,431May 8, 2024Updated 2 years ago
- synthesiseable ieee 754 floating point library in verilog☆744Mar 13, 2023Updated 3 years ago
- AMBA bus lecture material☆538Jan 21, 2020Updated 6 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆606Oct 10, 2021Updated 4 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- Simple 8-bit UART realization on Verilog HDL.☆120Apr 27, 2024Updated 2 years ago
- SPI Slave for FPGA in Verilog and VHDL☆232May 11, 2024Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Jun 26, 2026Updated last week
- HDL libraries and projects☆1,957Updated this week
- Verilog SDRAM memory controller☆373May 13, 2017Updated 9 years ago
- UART models for cocotb☆35Sep 7, 2025Updated 9 months ago
- Generic Register Interface (contains various adapters)☆140Updated this week
- A small, light weight, RISC CPU soft core☆1,559Dec 8, 2025Updated 6 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,579May 12, 2026Updated last month
- Open source FPGA-based NIC and platform for in-network compute☆68Aug 21, 2025Updated 10 months ago
- AXI interface modules for Cocotb☆336Mar 13, 2026Updated 3 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,233Jun 27, 2024Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆133Jul 11, 2025Updated 11 months ago
- Ethernet interface modules for Cocotb☆79Jun 20, 2026Updated 2 weeks ago
- Opensource DDR3 Controller☆457Jun 12, 2026Updated 3 weeks ago