alexforencich / verilog-uart

Related projects ⓘ

Alternatives and complementary repositories for verilog-uart

• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆547Updated 4 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆710Updated 3 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆745Updated 3 months ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆264Updated 6 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆368Updated 3 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,113Updated this week
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆550Updated 6 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆490Updated 10 months ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆261Updated last year
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆518Updated this week
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,140Updated 6 months ago
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆185Updated 6 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,518Updated 11 months ago
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆310Updated 7 years ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆531Updated last year
• jamieiles / uart
  Verilog UART
  ☆121Updated 11 years ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆259Updated 4 years ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆379Updated 4 years ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆777Updated 5 months ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆398Updated 2 years ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆214Updated last year
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆347Updated this week
• pyuvm / pyuvm
  The UVM written in Python
  ☆374Updated 4 months ago
• Digilent / vivado-library
  ☆575Updated 4 months ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆363Updated 4 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆371Updated 2 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆564Updated 3 weeks ago
• Digilent / vivado-boards
  ☆399Updated last year
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆171Updated last year
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆483Updated 2 years ago