alexforencich / verilog-uartLinks
Verilog UART
☆487Updated 3 months ago
Alternatives and similar repositories for verilog-uart
Users that are interested in verilog-uart are comparing it to the libraries listed below
Sorting:
- Verilog I2C interface for FPGA implementation☆616Updated 3 months ago
- Various HDL (Verilog) IP Cores☆798Updated 3 years ago
- Verilog AXI stream components for FPGA implementation☆808Updated 3 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆467Updated 3 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆349Updated last year
- SPI Master for FPGA - VHDL and Verilog☆290Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,286Updated last week
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆578Updated 7 years ago
- Verilog AXI components for FPGA implementation☆1,724Updated 3 months ago
- Bus bridges and other odds and ends☆560Updated last month
- Verilog PCI express components☆1,312Updated last year
- Verilog SDRAM memory controller☆332Updated 8 years ago
- SPI Slave for FPGA in Verilog and VHDL☆199Updated last year
- ☆616Updated 11 months ago
- Common SystemVerilog components☆623Updated this week
- Verilog UART☆165Updated 11 years ago
- AXI interface modules for Cocotb☆261Updated last year
- AMBA bus lecture material☆440Updated 5 years ago
- synthesiseable ieee 754 floating point library in verilog☆638Updated 2 years ago
- A huge VHDL library for FPGA and digital ASIC development☆384Updated this week
- training labs and examples☆423Updated 2 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆490Updated 2 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- The UVM written in Python☆429Updated last month
- AMBA AXI VIP☆401Updated 11 months ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆541Updated 3 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated 2 weeks ago
- lowRISC Style Guides☆429Updated 8 months ago
- SystemVerilog to Verilog conversion☆630Updated 2 weeks ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆236Updated this week