Alternatives and similar repositories for verilog-uart

Users that are interested in verilog-uart are comparing it to the libraries listed below

• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆635Updated 5 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆823Updated 4 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆817Updated 5 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆497Updated 3 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆357Updated last year
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆297Updated last year
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆590Updated 7 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆576Updated 3 months ago
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆337Updated 8 years ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆431Updated 3 years ago
• jamieiles / uart
  Verilog UART
  ☆177Updated 12 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,339Updated last week
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆207Updated last year
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆316Updated last month
• Digilent / vivado-library
  ☆627Updated last week
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆509Updated 2 years ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆453Updated 5 years ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆276Updated last year
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆413Updated last year
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆637Updated last week
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,390Updated last year
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆559Updated 3 years ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆839Updated last year
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆661Updated 2 years ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆210Updated 2 years ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,779Updated 5 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆445Updated last month
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆272Updated 5 years ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆276Updated 3 years ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆436Updated 2 months ago