Alternatives and similar repositories for verilog-uart

Users that are interested in verilog-uart are comparing it to the libraries listed below

• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆813Updated 3 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆624Updated 3 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆810Updated 3 months ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆352Updated last year
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆475Updated 3 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,308Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆568Updated 2 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,742Updated 3 months ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆294Updated last year
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆627Updated this week
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆581Updated 7 years ago
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆334Updated 8 years ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,351Updated last year
• jamieiles / uart
  Verilog UART
  ☆171Updated 12 years ago
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆201Updated last year
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆426Updated last month
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆267Updated last year
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆424Updated 2 years ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆643Updated 2 years ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆257Updated this week
• pyuvm / pyuvm
  The UVM written in Python
  ☆434Updated 2 months ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆441Updated 5 years ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆405Updated 11 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,300Updated last year
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆390Updated this week
• Digilent / vivado-library
  ☆618Updated 11 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆436Updated last week
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆269Updated 4 years ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆207Updated last year
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆344Updated last week