Alternatives and similar repositories for verilog-uart:

Users that are interested in verilog-uart are comparing it to the libraries listed below

• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆566Updated 6 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆766Updated 5 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆725Updated 3 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆289Updated 8 months ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆267Updated last year
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆507Updated last week
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆387Updated 3 years ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆559Updated 6 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,181Updated this week
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,183Updated 8 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,583Updated last year
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆313Updated 7 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆550Updated this week
• Digilent / vivado-library
  ☆590Updated 6 months ago
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆191Updated 8 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆393Updated last week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆584Updated last month
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆548Updated last year
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆350Updated 3 weeks ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆404Updated 2 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆384Updated 4 months ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆264Updated 4 years ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆221Updated last year
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆284Updated 11 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆792Updated 7 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆999Updated 5 months ago
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆562Updated 4 years ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆370Updated 6 months ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆397Updated 4 years ago
• jamieiles / uart
  Verilog UART
  ☆133Updated 11 years ago