Verilog UART
☆547Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-uart
Users that are interested in verilog-uart are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog I2C interface for FPGA implementation☆694Feb 27, 2025Updated last year
- Verilog UART☆195Jun 4, 2013Updated 12 years ago
- Verilog AXI stream components for FPGA implementation☆881Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆2,010Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆2,917Feb 27, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog digital signal processing components☆172Oct 30, 2022Updated 3 years ago
- Verilog PCI express components☆1,568Apr 26, 2024Updated last year
- A simple, basic, formally verified UART controller☆330Jan 29, 2024Updated 2 years ago
- Verilog wishbone components☆126Jan 5, 2024Updated 2 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Feb 27, 2025Updated last year
- Various HDL (Verilog) IP Cores☆889Jul 1, 2021Updated 4 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆617Mar 15, 2018Updated 8 years ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 10 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆437Feb 13, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A simple implementation of a UART modem in Verilog.☆180Nov 10, 2021Updated 4 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆315Sep 14, 2023Updated 2 years ago
- Must-have verilog systemverilog modules☆1,948Mar 12, 2026Updated last month
- Verilog implementation of Mersenne Twister PRNG☆31Jun 20, 2018Updated 7 years ago
- Verilog library for ASIC and FPGA designers☆1,408May 8, 2024Updated last year
- synthesiseable ieee 754 floating point library in verilog☆730Mar 13, 2023Updated 3 years ago
- AMBA bus lecture material☆526Jan 21, 2020Updated 6 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆585Oct 10, 2021Updated 4 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Verilog Content Addressable Memory Module☆117Mar 2, 2022Updated 4 years ago
- Simple 8-bit UART realization on Verilog HDL.☆116Apr 27, 2024Updated last year
- SPI Slave for FPGA in Verilog and VHDL☆230May 11, 2024Updated last year
- HDL libraries and projects☆1,893Apr 9, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,546Updated this week
- Verilog SDRAM memory controller☆365May 13, 2017Updated 8 years ago
- UART models for cocotb☆34Sep 7, 2025Updated 7 months ago
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated last month
- A small, light weight, RISC CPU soft core☆1,536Dec 8, 2025Updated 4 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,532Updated this week
- Open source FPGA-based NIC and platform for in-network compute☆67Aug 21, 2025Updated 7 months ago
- AXI interface modules for Cocotb☆327Mar 13, 2026Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆130Jul 11, 2025Updated 9 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,092Jun 27, 2024Updated last year
- Ethernet interface modules for Cocotb☆77Sep 8, 2025Updated 7 months ago
- Opensource DDR3 Controller☆425Jan 18, 2026Updated 2 months ago