alexforencich / verilog-uart
Verilog UART
☆480Updated 2 months ago
Alternatives and similar repositories for verilog-uart:
Users that are interested in verilog-uart are comparing it to the libraries listed below
- Verilog AXI stream components for FPGA implementation☆802Updated 2 months ago
- Verilog I2C interface for FPGA implementation☆604Updated 2 months ago
- Various HDL (Verilog) IP Cores☆779Updated 3 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆330Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆445Updated 3 years ago
- Bus bridges and other odds and ends☆551Updated 3 weeks ago
- Verilog AXI components for FPGA implementation☆1,700Updated 2 months ago
- SPI Master for FPGA - VHDL and Verilog☆282Updated last year
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆573Updated 7 years ago
- Verilog PCI express components☆1,279Updated last year
- Verilog SDRAM memory controller☆327Updated 7 years ago
- synthesiseable ieee 754 floating point library in verilog☆624Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,267Updated this week
- AMBA bus lecture material☆432Updated 5 years ago
- Common SystemVerilog components☆608Updated 2 weeks ago
- AXI interface modules for Cocotb☆255Updated last year
- training labs and examples☆418Updated 2 years ago
- Verilog UART☆163Updated 11 years ago
- Verilog library for ASIC and FPGA designers☆1,279Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- AMBA AXI VIP☆397Updated 10 months ago
- SPI Slave for FPGA in Verilog and VHDL☆199Updated 11 months ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆528Updated 3 years ago
- A huge VHDL library for FPGA and digital ASIC development☆382Updated this week
- The UVM written in Python☆423Updated 3 weeks ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆579Updated 4 years ago
- The RIFFA development repository☆826Updated 10 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆201Updated last year
- Opensource DDR3 Controller☆319Updated 2 weeks ago
- ☆432Updated 4 months ago