Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Square Root Operations based on the IEEE-754 standard for floating point numbers
☆70Aug 10, 2024Updated last year
Alternatives and similar repositories for FPU-IEEE-754
Users that are interested in FPU-IEEE-754 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 32 bit pipelined binary floating point adder using IEEE-754 Single Precision Format in Verilog☆18Aug 27, 2020Updated 5 years ago
- IEEE 754 floating point unit in Verilog☆150May 20, 2016Updated 9 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆32Mar 13, 2025Updated last year
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆14Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆63Feb 18, 2019Updated 7 years ago
- synthesiseable ieee 754 floating point library in verilog☆734Mar 13, 2023Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆82Apr 28, 2026Updated last week
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated 8 months ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- An extention of pytorch for low precision training / inference☆10Aug 28, 2023Updated 2 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆99Apr 30, 2019Updated 7 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Jul 23, 2023Updated 2 years ago
- Residual vector quantization for KV cache compression in large language model☆12Oct 22, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Implementing Different Adder Structures in Verilog☆75Sep 3, 2019Updated 6 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- SystemC training aimed at TLM.☆35Jul 31, 2020Updated 5 years ago
- ☆20Aug 4, 2022Updated 3 years ago
- VHDL source file project for a hardware in the loop simulation of a permanen magnet motor with field oriented control design☆11Nov 22, 2022Updated 3 years ago
- ☆25Dec 31, 2024Updated last year
- Towards Hardware and Software Continuous Integration☆13Jun 8, 2020Updated 5 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆21Jul 18, 2019Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆121Apr 3, 2026Updated last month
- RISC-V 64 CPU☆10Oct 4, 2025Updated 7 months ago
- A Verilog RTL model of a simple 8-bit RISC processor☆21Jan 15, 2019Updated 7 years ago
- PyTorch implementation of D4PG with the SOTA IQN Critic instead of C51. Implementation includes also the extensions Munchausen RL and D2R…☆24Apr 7, 2021Updated 5 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- A tool for modeling FSMs by VHDL or Verilog☆12Apr 24, 2026Updated last week
- ☆17Aug 16, 2023Updated 2 years ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 7 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆41Apr 28, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆27Mar 19, 2021Updated 5 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆44May 5, 2023Updated 3 years ago
- The Verilog source code for DRUM approximate multiplier.☆32May 4, 2023Updated 3 years ago
- Fake86 emulator redux☆12Jun 6, 2021Updated 4 years ago
- Parametric GPIO Peripheral☆12Jan 30, 2025Updated last year
- An UVM example of UART☆19Aug 31, 2020Updated 5 years ago
- Open IP in Hardware Description Language.☆32Sep 4, 2023Updated 2 years ago