akilm / FPU-IEEE-754View external linksLinks
Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Square Root Operations based on the IEEE-754 standard for floating point numbers
☆68Aug 10, 2024Updated last year
Alternatives and similar repositories for FPU-IEEE-754
Users that are interested in FPU-IEEE-754 are comparing it to the libraries listed below
Sorting:
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆32Mar 13, 2025Updated 11 months ago
- 32 bit pipelined binary floating point adder using IEEE-754 Single Precision Format in Verilog☆17Aug 27, 2020Updated 5 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Updated this week
- IEEE 754 floating point unit in Verilog☆149May 20, 2016Updated 9 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- synthesiseable ieee 754 floating point library in verilog☆717Mar 13, 2023Updated 2 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- Verilog bit slicing for python☆10May 13, 2021Updated 4 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆99Apr 30, 2019Updated 6 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Towards Hardware and Software Continuous Integration☆13Jun 8, 2020Updated 5 years ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- Residual vector quantization for KV cache compression in large language model☆11Oct 22, 2024Updated last year
- VHDL source file project for a hardware in the loop simulation of a permanen magnet motor with field oriented control design☆11Nov 22, 2022Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆81Jan 2, 2026Updated last month
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Jul 23, 2023Updated 2 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 5 years ago
- Tenstorrent Topology (TT-Topology) is a command line utility used to flash multiple NB cards on a system to use specific eth routing conf…☆16Jan 30, 2026Updated 2 weeks ago
- ☆58Feb 18, 2019Updated 6 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated 5 months ago
- ☆17Aug 16, 2023Updated 2 years ago
- SystemC training aimed at TLM.☆35Jul 31, 2020Updated 5 years ago
- Quite OK image compression Verilog implementation☆23Nov 27, 2024Updated last year
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 4 years ago
- ☆19Aug 4, 2022Updated 3 years ago
- Implementing Different Adder Structures in Verilog☆74Sep 3, 2019Updated 6 years ago
- SAR ADC on tiny tapeout☆45Jan 29, 2025Updated last year
- Memory Simulator and Optimizer☆22Oct 23, 2019Updated 6 years ago
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 8 years ago
- A Barrel design of RV32I☆22Jul 30, 2023Updated 2 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated 2 weeks ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43May 5, 2023Updated 2 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46May 20, 2021Updated 4 years ago
- Revision Control Labs and Materials☆25Jan 23, 2018Updated 8 years ago
- System Verilog BootCamp☆25Jan 21, 2022Updated 4 years ago
- An UVM example of UART☆20Aug 31, 2020Updated 5 years ago
- All the projects and assignments done as part of VLSI course.☆20Sep 23, 2020Updated 5 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆19Oct 18, 2023Updated 2 years ago