akilm / FPU-IEEE-754
Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Square Root Operations based on the IEEE-754 standard for floating point numbers
☆50Updated 7 months ago
Alternatives and similar repositories for FPU-IEEE-754:
Users that are interested in FPU-IEEE-754 are comparing it to the libraries listed below
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆94Updated 4 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆70Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆62Updated 3 months ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- ☆53Updated 4 years ago
- ☆31Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated 2 weeks ago
- Two Level Cache Controller implementation in Verilog HDL☆41Updated 4 years ago
- A Fast, Low-Overhead On-chip Network☆184Updated this week
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 7 years ago
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- This is a tutorial on standard digital design flow☆75Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆139Updated last month
- Verilog Implementation of 32-bit Floating Point Adder☆39Updated 4 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆82Updated 5 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆49Updated 4 years ago
- SDRAM controller with AXI4 interface☆89Updated 5 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆164Updated 4 months ago
- IEEE 754 floating point unit in Verilog☆135Updated 8 years ago
- Xilinx AXI VIP example of use☆34Updated 3 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆68Updated this week
- round robin arbiter☆71Updated 10 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆75Updated last month
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- SystemVerilog modules and classes commonly used for verification☆46Updated 2 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- Vector processor for RISC-V vector ISA☆116Updated 4 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆124Updated 7 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago