akilm / FPU-IEEE-754Links
Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Square Root Operations based on the IEEE-754 standard for floating point numbers
☆64Updated last year
Alternatives and similar repositories for FPU-IEEE-754
Users that are interested in FPU-IEEE-754 are comparing it to the libraries listed below
Sorting:
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆132Updated 7 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆92Updated 6 years ago
- An AXI4 crossbar implementation in SystemVerilog☆177Updated last month
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Two Level Cache Controller implementation in Verilog HDL☆53Updated 5 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆31Updated 3 years ago
- ☆37Updated 6 years ago
- A Fast, Low-Overhead On-chip Network☆231Updated this week
- ☆67Updated 4 years ago
- IEEE 754 floating point unit in Verilog☆148Updated 9 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- BlackParrot on Zynq☆48Updated this week
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆119Updated 3 weeks ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆41Updated 3 years ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- Implementing Different Adder Structures in Verilog☆75Updated 6 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆63Updated 4 years ago
- Advanced Architecture Labs with CVA6☆69Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- Simple cache design implementation in verilog☆51Updated last year
- round robin arbiter☆75Updated 11 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- Introductory course into static timing analysis (STA).☆98Updated 3 months ago