SystemVerilog to Verilog conversion
☆739Mar 28, 2026Updated 3 months ago
Alternatives and similar repositories for sv2v
Users that are interested in sv2v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆464Updated this week
- SystemVerilog compiler and language services☆1,078Jun 27, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,877Jun 22, 2026Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆379Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Yosys Open SYnthesis Suite☆4,553Jun 27, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Jun 10, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆671Jun 16, 2026Updated 2 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆259Jun 26, 2026Updated last week
- SystemVerilog frontend for Yosys☆231Jun 24, 2026Updated last week
- An abstraction library for interfacing EDA tools☆774Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,084Jun 27, 2026Updated last week
- SystemVerilog linter☆387Nov 6, 2025Updated 7 months ago
- Common SystemVerilog components☆762Jun 26, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Verilator open-source SystemVerilog simulator and lint system☆3,707Updated this week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆45Apr 13, 2023Updated 3 years ago
- cocotb: Python-based chip (RTL) verification☆2,422Jun 24, 2026Updated last week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆797Jun 15, 2024Updated 2 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,849Mar 25, 2026Updated 3 months ago
- An Open-source FPGA IP Generator☆1,118Jun 27, 2026Updated last week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆329Jun 30, 2025Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆525Jun 23, 2026Updated last week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆311Jun 19, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hardware Description Languages☆1,158Apr 6, 2026Updated 2 months ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆460Apr 5, 2026Updated 2 months ago
- A Linux-capable RISC-V multicore for and by the world☆815Jun 5, 2026Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,429Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Jun 26, 2026Updated last week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆610Jan 3, 2026Updated 6 months ago
- Icarus Verilog☆3,515Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆992Jun 18, 2026Updated 2 weeks ago
- Code generation tool for control and status registers☆461Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Modular hardware build system☆1,172Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,245Updated this week
- high-performance RTL simulator☆194Jun 19, 2024Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆93Jun 2, 2026Updated last month
- (System)Verilog to Chisel translator☆121May 20, 2022Updated 4 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,933Jun 11, 2026Updated 3 weeks ago
- A High-performance Timing Analysis Tool for VLSI Systems☆705Dec 26, 2025Updated 6 months ago