SystemVerilog to Verilog conversion
☆736Mar 28, 2026Updated 2 months ago
Alternatives and similar repositories for sv2v
Users that are interested in sv2v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated 2 weeks ago
- SystemVerilog compiler and language services☆1,068Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,858Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆378Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Yosys Open SYnthesis Suite☆4,513Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated last month
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆258May 31, 2026Updated 2 weeks ago
- SystemVerilog frontend for Yosys☆229Updated this week
- An abstraction library for interfacing EDA tools☆771Apr 24, 2026Updated last month
- An open-source static random access memory (SRAM) compiler.☆1,069May 15, 2026Updated 3 weeks ago
- SystemVerilog linter☆384Nov 6, 2025Updated 7 months ago
- Common SystemVerilog components☆757Jun 5, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Verilator open-source SystemVerilog simulator and lint system☆3,679Updated this week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 3 years ago
- cocotb: Python-based chip (RTL) verification☆2,399Updated this week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆797Jun 15, 2024Updated last year
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,824Mar 25, 2026Updated 2 months ago
- An Open-source FPGA IP Generator☆1,111Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆328Jun 30, 2025Updated 11 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆518Updated this week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆308May 19, 2026Updated 3 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Hardware Description Languages☆1,151Apr 6, 2026Updated 2 months ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆458Apr 5, 2026Updated 2 months ago
- A Linux-capable RISC-V multicore for and by the world☆811Jun 5, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,420Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,593Updated this week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆609Jan 3, 2026Updated 5 months ago
- Icarus Verilog☆3,489Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆981Apr 21, 2026Updated last month
- Code generation tool for control and status registers☆463May 30, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Modular hardware build system☆1,165Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,237Updated this week
- high-performance RTL simulator☆193Jun 19, 2024Updated last year
- Mutation Cover with Yosys (MCY)☆92Jun 2, 2026Updated last week
- (System)Verilog to Chisel translator☆121May 20, 2022Updated 4 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,907Jun 3, 2026Updated last week
- A High-performance Timing Analysis Tool for VLSI Systems☆701Dec 26, 2025Updated 5 months ago