SystemVerilog to Verilog conversion
☆704Nov 24, 2025Updated 3 months ago
Alternatives and similar repositories for sv2v
Users that are interested in sv2v are comparing it to the libraries listed below
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- SystemVerilog synthesis tool☆228Mar 10, 2025Updated 11 months ago
- SystemVerilog compiler and language services☆961Feb 25, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆360Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 4 months ago
- Yosys Open SYnthesis Suite☆4,305Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆250Feb 22, 2026Updated last week
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated 2 weeks ago
- SystemVerilog frontend for Yosys☆202Feb 22, 2026Updated last week
- An open-source static random access memory (SRAM) compiler.☆1,012Jan 16, 2026Updated last month
- SystemVerilog linter☆377Nov 6, 2025Updated 3 months ago
- Common SystemVerilog components☆713Updated this week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,381Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆317Jun 30, 2025Updated 8 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,717Sep 15, 2025Updated 5 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Updated this week
- An Open-source FPGA IP Generator☆1,056Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆491Feb 24, 2026Updated last week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆773Jun 15, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 3 weeks ago
- Hardware Description Languages☆1,115Jul 14, 2025Updated 7 months ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆596Jan 3, 2026Updated 2 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- Code generation tool for control and status registers☆448Jan 7, 2026Updated last month
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆445Aug 24, 2025Updated 6 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated 2 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆300Feb 17, 2026Updated 2 weeks ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆914Feb 23, 2026Updated last week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,208Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated 2 weeks ago
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year