SystemVerilog to Verilog conversion
☆748Mar 28, 2026Updated 4 months ago
Alternatives and similar repositories for sv2v
Users that are interested in sv2v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆472Jul 28, 2026Updated 2 weeks ago
- SystemVerilog compiler and language services☆1,112Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,908Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆387Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Yosys Open SYnthesis Suite☆4,664Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆266Jul 22, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- SystemVerilog design elaborator into word-level netlist form☆246Updated this week
- An abstraction library for interfacing EDA tools☆786Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,115Updated this week
- SystemVerilog linter☆388Nov 6, 2025Updated 9 months ago
- Common SystemVerilog components☆781Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilator open-source SystemVerilog simulator and lint system☆3,840Updated this week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆45Apr 13, 2023Updated 3 years ago
- cocotb: Python-based chip (RTL) verification☆2,471Updated this week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆798Jun 15, 2024Updated 2 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆331Jun 30, 2025Updated last year
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,897Mar 25, 2026Updated 4 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆314Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆538Aug 5, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆825Jul 13, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆463Jul 2, 2026Updated last month
- Hardware Description Languages☆1,166Jul 9, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,447Updated this week
- An Open-source FPGA IP Generator☆1,133Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,654Aug 5, 2026Updated last week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆618Jan 3, 2026Updated 7 months ago
- Icarus Verilog☆3,592Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,004Jul 23, 2026Updated 3 weeks ago
- Code generation tool for control and status registers☆464Jul 16, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,257Updated this week
- Modular hardware build system☆1,198Updated this week
- Mutation Cover with Yosys (MCY)☆96Aug 5, 2026Updated last week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,008Updated this week
- A High-performance Timing Analysis Tool for VLSI Systems☆711Dec 26, 2025Updated 7 months ago
- high-performance RTL simulator☆195Aug 4, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,328Jul 31, 2026Updated last week