SystemVerilog to Verilog conversion
☆728Mar 28, 2026Updated last month
Alternatives and similar repositories for sv2v
Users that are interested in sv2v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog synthesis tool☆233Mar 10, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆460Updated this week
- SystemVerilog compiler and language services☆1,039May 16, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,846Mar 13, 2026Updated 2 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Yosys Open SYnthesis Suite☆4,464Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆472Mar 30, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆664May 11, 2026Updated 2 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆255May 8, 2026Updated 2 weeks ago
- SystemVerilog frontend for Yosys☆222Updated this week
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- An open-source static random access memory (SRAM) compiler.☆1,060May 15, 2026Updated last week
- SystemVerilog linter☆383Nov 6, 2025Updated 6 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,622Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Common SystemVerilog components☆751Updated this week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 3 years ago
- cocotb: Python-based chip (RTL) verification☆2,379Updated this week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆791Jun 15, 2024Updated last year
- An Open-source FPGA IP Generator☆1,104Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,793Mar 25, 2026Updated last month
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆325Jun 30, 2025Updated 10 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆510May 12, 2026Updated last week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆304Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Hardware Description Languages☆1,147Apr 6, 2026Updated last month
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆453Apr 5, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆803Apr 24, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,581May 15, 2026Updated last week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆607Jan 3, 2026Updated 4 months ago
- Icarus Verilog☆3,453May 17, 2026Updated last week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆973Apr 21, 2026Updated last month
- Code generation tool for control and status registers☆455Apr 19, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Modular hardware build system☆1,158Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,226Updated this week
- (System)Verilog to Chisel translator☆120May 20, 2022Updated 4 years ago
- high-performance RTL simulator☆193Jun 19, 2024Updated last year
- Mutation Cover with Yosys (MCY)☆92May 12, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,883May 7, 2026Updated 2 weeks ago
- A High-performance Timing Analysis Tool for VLSI Systems☆696Dec 26, 2025Updated 4 months ago