SystemVerilog to Verilog conversion
☆758Aug 18, 2026Updated 2 months ago
Alternatives and similar repositories for sv2v
Users that are interested in sv2v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- SystemVerilog compiler and language services☆1,174Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,973Updated this week
- Yosys Open SYnthesis Suite☆4,857Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Test suite designed to check compliance with the SystemVerilog standard.☆405Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Oct 26, 2026Updated last week
- SystemVerilog design elaborator into word-level netlist form☆253Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆483Jun 10, 2026Updated 4 months ago
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆4,048Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,169Updated this week
- cocotb: Python-based chip (RTL) verification☆2,558Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆802Jun 15, 2024Updated 2 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆560Updated this week
- Common SystemVerilog components☆812Sep 18, 2026Updated last month
- Hardware Description Languages☆1,184Jul 9, 2026Updated 3 months ago
- SystemVerilog linter☆394Nov 6, 2025Updated 11 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,147Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,479Oct 23, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆840Updated this week
- Icarus Verilog☆3,709Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆45Apr 13, 2023Updated 3 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,991Mar 25, 2026Updated 7 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆320Sep 25, 2026Updated last month
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆335Jun 30, 2025Updated last year
- (System)Verilog to Chisel translator☆125May 20, 2022Updated 4 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,281Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,044Oct 23, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,742Updated this week
- Mutation Cover with Yosys (MCY)☆101Oct 13, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Code generation tool for control and status registers☆476Sep 11, 2026Updated last month
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆470Sep 10, 2026Updated last month
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆634Jan 3, 2026Updated 9 months ago
- Modular hardware build system☆1,239Updated this week
- Random instruction generator for RISC-V processor verification☆1,375Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated last month
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,249Updated this week