SystemVerilog to Verilog conversion
☆725Mar 28, 2026Updated last month
Alternatives and similar repositories for sv2v
Users that are interested in sv2v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆458Apr 5, 2026Updated last month
- SystemVerilog compiler and language services☆1,027Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,834Mar 13, 2026Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Yosys Open SYnthesis Suite☆4,423Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆255Feb 22, 2026Updated 2 months ago
- SystemVerilog frontend for Yosys☆215Updated this week
- An abstraction library for interfacing EDA tools☆762Apr 24, 2026Updated last week
- An open-source static random access memory (SRAM) compiler.☆1,052Updated this week
- SystemVerilog linter☆381Nov 6, 2025Updated 5 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,568Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Common SystemVerilog components☆738Apr 27, 2026Updated last week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 3 years ago
- cocotb: Python-based chip (RTL) verification☆2,354Apr 27, 2026Updated last week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆789Jun 15, 2024Updated last year
- An Open-source FPGA IP Generator☆1,094Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,769Mar 25, 2026Updated last month
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆323Jun 30, 2025Updated 10 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆504Apr 24, 2026Updated last week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆302Apr 6, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆450Apr 5, 2026Updated last month
- Hardware Description Languages☆1,141Apr 6, 2026Updated 3 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆798Apr 24, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,410Feb 13, 2026Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,566Apr 22, 2026Updated last week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆603Jan 3, 2026Updated 4 months ago
- Icarus Verilog☆3,426Apr 28, 2026Updated last week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆964Apr 21, 2026Updated 2 weeks ago
- Code generation tool for control and status registers☆455Apr 19, 2026Updated 2 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Modular hardware build system☆1,156Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,222Updated this week
- (System)Verilog to Chisel translator☆120May 20, 2022Updated 3 years ago
- high-performance RTL simulator☆191Jun 19, 2024Updated last year
- Mutation Cover with Yosys (MCY)☆91Apr 9, 2026Updated 3 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,864Apr 14, 2026Updated 3 weeks ago
- A High-performance Timing Analysis Tool for VLSI Systems☆694Dec 26, 2025Updated 4 months ago