SystemVerilog to Verilog conversion
☆709Nov 24, 2025Updated 4 months ago
Alternatives and similar repositories for sv2v
Users that are interested in sv2v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆451Mar 8, 2026Updated 2 weeks ago
- SystemVerilog compiler and language services☆985Mar 16, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,789Mar 13, 2026Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆368Updated this week
- Yosys Open SYnthesis Suite☆4,348Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆467Nov 4, 2025Updated 4 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆654Jan 19, 2026Updated 2 months ago
- SystemVerilog frontend for Yosys☆210Updated this week
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated last week
- An open-source static random access memory (SRAM) compiler.☆1,021Mar 12, 2026Updated last week
- SystemVerilog linter☆379Nov 6, 2025Updated 4 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,439Updated this week
- Common SystemVerilog components☆728Updated this week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,289Updated this week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆778Jun 15, 2024Updated last year
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆320Jun 30, 2025Updated 8 months ago
- An Open-source FPGA IP Generator☆1,062Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆500Mar 4, 2026Updated 2 weeks ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆300Feb 17, 2026Updated last month
- Hardware Description Languages☆1,131Updated this week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆446Mar 6, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆784Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,726Sep 15, 2025Updated 6 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,396Feb 13, 2026Updated last month
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆598Jan 3, 2026Updated 2 months ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆927Mar 16, 2026Updated last week
- Icarus Verilog☆3,377Mar 10, 2026Updated 2 weeks ago
- Code generation tool for control and status registers☆450Mar 14, 2026Updated last week
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- Modular hardware build system☆1,131Updated this week
- Mutation Cover with Yosys (MCY)☆91Mar 4, 2026Updated 2 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,213Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,044Jun 27, 2024Updated last year