SystemVerilog to Verilog conversion
☆719Mar 28, 2026Updated 2 weeks ago
Alternatives and similar repositories for sv2v
Users that are interested in sv2v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆457Apr 5, 2026Updated last week
- SystemVerilog compiler and language services☆1,000Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,807Mar 13, 2026Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆371Apr 7, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Yosys Open SYnthesis Suite☆4,397Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆471Mar 30, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆661Apr 7, 2026Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆256Feb 22, 2026Updated last month
- SystemVerilog frontend for Yosys☆212Apr 2, 2026Updated last week
- An abstraction library for interfacing EDA tools☆757Apr 1, 2026Updated 2 weeks ago
- An open-source static random access memory (SRAM) compiler.☆1,039Updated this week
- SystemVerilog linter☆379Nov 6, 2025Updated 5 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,517Apr 8, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Common SystemVerilog components☆733Updated this week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 3 years ago
- cocotb: Python-based chip (RTL) verification☆2,316Updated this week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆786Jun 15, 2024Updated last year
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆321Jun 30, 2025Updated 9 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆499Mar 30, 2026Updated 2 weeks ago
- An Open-source FPGA IP Generator☆1,079Updated this week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆302Apr 6, 2026Updated last week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,749Mar 25, 2026Updated 2 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Hardware Description Languages☆1,141Apr 6, 2026Updated last week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆449Apr 5, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆790Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,546Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,407Feb 13, 2026Updated 2 months ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆599Jan 3, 2026Updated 3 months ago
- Icarus Verilog☆3,401Mar 28, 2026Updated 2 weeks ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆942Updated this week
- Code generation tool for control and status registers☆452Apr 2, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- (System)Verilog to Chisel translator☆119May 20, 2022Updated 3 years ago
- high-performance RTL simulator☆190Jun 19, 2024Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,213Updated this week
- Modular hardware build system☆1,143Updated this week
- Mutation Cover with Yosys (MCY)☆91Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,836Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,092Jun 27, 2024Updated last year