SystemVerilog to Verilog conversion
☆749Aug 18, 2026Updated 2 weeks ago
Alternatives and similar repositories for sv2v
Users that are interested in sv2v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog synthesis tool☆236Mar 10, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆473Updated this week
- SystemVerilog compiler and language services☆1,126Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,927Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆390Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Yosys Open SYnthesis Suite☆4,727Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 2 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- SystemVerilog design elaborator into word-level netlist form☆249Updated this week
- An abstraction library for interfacing EDA tools☆792Aug 12, 2026Updated 3 weeks ago
- An open-source static random access memory (SRAM) compiler.☆1,126Aug 16, 2026Updated 2 weeks ago
- SystemVerilog linter☆391Nov 6, 2025Updated 9 months ago
- Common SystemVerilog components☆792Aug 21, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilator open-source SystemVerilog simulator and lint system☆3,893Updated this week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆45Apr 13, 2023Updated 3 years ago
- cocotb: Python-based chip (RTL) verification☆2,487Updated this week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆798Jun 15, 2024Updated 2 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆332Jun 30, 2025Updated last year
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,927Mar 25, 2026Updated 5 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆317Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆543Aug 5, 2026Updated 3 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆827Jul 13, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆466Jul 2, 2026Updated 2 months ago
- Hardware Description Languages☆1,170Jul 9, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,453Aug 24, 2026Updated last week
- An Open-source FPGA IP Generator☆1,142Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,677Updated this week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆622Jan 3, 2026Updated 7 months ago
- Icarus Verilog☆3,622Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,014Aug 23, 2026Updated last week
- Code generation tool for control and status registers☆468Aug 16, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,261Updated this week
- Modular hardware build system☆1,205Updated this week
- Mutation Cover with Yosys (MCY)☆97Aug 5, 2026Updated 3 weeks ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,033Updated this week
- A High-performance Timing Analysis Tool for VLSI Systems☆715Dec 26, 2025Updated 8 months ago
- high-performance RTL simulator☆195Aug 4, 2026Updated 3 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,370Jul 31, 2026Updated last month