SystemVerilog to Verilog conversion
☆755Aug 18, 2026Updated last month
Alternatives and similar repositories for sv2v
Users that are interested in sv2v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- SystemVerilog compiler and language services☆1,161Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,958Sep 23, 2026Updated 2 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆399Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Yosys Open SYnthesis Suite☆4,803Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 4 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Oct 4, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- SystemVerilog design elaborator into word-level netlist form☆251Updated this week
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- An open-source static random access memory (SRAM) compiler.☆1,153Oct 2, 2026Updated last week
- SystemVerilog linter☆393Nov 6, 2025Updated 11 months ago
- Common SystemVerilog components☆808Sep 18, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilator open-source SystemVerilog simulator and lint system☆4,008Updated this week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆45Apr 13, 2023Updated 3 years ago
- cocotb: Python-based chip (RTL) verification☆2,539Updated this week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆802Jun 15, 2024Updated 2 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆334Jun 30, 2025Updated last year
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,966Mar 25, 2026Updated 6 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆320Sep 25, 2026Updated 2 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆556Sep 19, 2026Updated 3 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hardware Description Languages☆1,181Jul 9, 2026Updated 3 months ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆468Sep 10, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,475Sep 25, 2026Updated 2 weeks ago
- An Open-source FPGA IP Generator☆1,162Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,721Sep 24, 2026Updated 2 weeks ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆630Jan 3, 2026Updated 9 months ago
- Icarus Verilog☆3,675Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,031Updated this week
- Code generation tool for control and status registers☆471Sep 11, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,273Updated this week
- Mutation Cover with Yosys (MCY)☆100Sep 9, 2026Updated last month
- Modular hardware build system☆1,230Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,102Updated this week
- A High-performance Timing Analysis Tool for VLSI Systems☆720Dec 26, 2025Updated 9 months ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,391Sep 7, 2026Updated last month