WangXuan95 / FPGA-FixedPointLinks
Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline version. 一个Verilog定点数库,提供算术运算、与浮点数的互相转换,包含单周期和流水线两种实现。
☆202Updated last year
Alternatives and similar repositories for FPGA-FixedPoint
Users that are interested in FPGA-FixedPoint are comparing it to the libraries listed below
Sorting:
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆186Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆242Updated last year
- An FPGA-based Ultra-High Throughput JPEG-LS encoder, which provides lossless image compression. 一个超高性能的FPGA JPEG-LS编码器,用来进行无损图像压缩。☆96Updated 11 months ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆86Updated last year
- ☆62Updated 2 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆111Updated last year
- An FPGA-based PNG image decoder, which can extract original pixels from PNG files. 基于FPGA的PNG图像解码器,可以从PNG文件中解码出原始像素。☆95Updated last year
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆132Updated last year
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为 例☆104Updated 11 months ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆136Updated last year
- AXI总线连接器☆103Updated 5 years ago
- Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. 使用Verilog实现的SHA1/SHA224/SHA256/SHA384/SHA512计算器。☆74Updated last year
- AXI协议规范中文翻译版☆160Updated 3 years ago
- 视频旋转(2019FPGA大赛)☆35Updated 5 years ago
- Vivado诸多IP,包括图像处理等☆226Updated last year
- An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码…☆276Updated 11 months ago
- An FPGA-based MII to RMII & SMII converter to connect 100M ethernet PHY chip such as LAN8720 or KSZ8041TLI-S. 基于FPGA的MII转RMII和MII转SMII,用来…☆92Updated last year
- Pipeline FFT Implementation in Verilog HDL☆129Updated 6 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆311Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆217Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆170Updated this week
- ☆56Updated this week
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated 2 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆369Updated last year
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago