WangXuan95 / FPGA-FixedPoint
A Verilog fixed-point lib: custom bit width, arithmetic, converting to float, with single cycle & pipeline version. 一个Verilog定点数库，提供算术运算、与浮点数的互相转换，包含单周期和流水线两种实现。
☆122Updated last year
Related projects: ⓘ
- An AXI4-based DDR1 controller to realize mass, cheap memory for FPGA. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆134Updated last year
- ☆49Updated last year
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆85Updated this week
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器，用来读写硬盘。☆80Updated last year
- FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器，用于通用数据压缩。☆69Updated last year
- Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. 使用Verilog实现的SHA1/SHA224/SHA256/SHA384/SHA512计算器。☆59Updated last year
- An FPGA-based PNG image decoder, which can extract original pixels from PNG files. 基于FPGA的PNG图像解码器，可以从PNG文件中解码出原始像素。☆85Updated last year
- FPGA-based GZIP (deflate) compressor. Input raw data and output standard GZIP format (as known as .gz file format). 基于FPGA的GZIP压缩器。输入原始数据…☆92Updated last year
- Include 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调试器。☆102Updated last year
- FPGA-based Ultra-High Throughput JPEG-LS encoder, which provides lossless image compression. 一个超高性能的FPGA JPEG-LS编码器，用来进行无损图像压缩。☆84Updated this week
- FPGA-based high performance MPEG2 encoder for video compression. 基于FPGA的高性能MPEG2视频编码器，可实现视频压缩。☆108Updated 7 months ago
- An FPGA-based MII to RMII & SMII converter to connect 100M ethernet PHY chip such as LAN8720 or KSZ8041TLI-S. 基于FPGA的MII转RMII和MII转SMII，用来…☆74Updated last year
- NBLIC is a lossless grayscale image compression algorithm with high compression ratio. 一种高压缩率的灰度图像压缩格式。☆31Updated last month
- AXI总线连接器☆89Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆51Updated last month
- AXI协议规范中文翻译版☆124Updated 2 years ago
- AXI DMA 32 / 64 bits☆95Updated 10 years ago
- FFT implement by verilog_测试验证已通过☆47Updated 8 years ago
- An AXI4 crossbar implementation in SystemVerilog☆112Updated 3 months ago
- Imitate SDcard using FPGAs. 使用FPGA模拟和伪装SD卡。☆103Updated last year
- Step by step tutorial for building CortexM0 SoC☆35Updated 2 years ago
- upgrade to e203 (a risc-v core)☆36Updated 4 years ago
- SDRAM controller with AXI4 interface☆75Updated 5 years ago
- A light-weight JPEG-LS (ITU-T T.87) image encoder. 仅400行C语言的JPEG-LS图像编码器。☆38Updated 2 weeks ago
- Pipeline FFT Implementation in Verilog HDL☆71Updated 5 years ago
- ☆61Updated last year
- CNN accelerator implemented with Spinal HDL☆128Updated 7 months ago
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 5 years ago
- An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码…☆199Updated this week
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆20Updated last year