Alternatives and similar repositories for verilog-pcie:

Users that are interested in verilog-pcie are comparing it to the libraries listed below

• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,580Updated last year
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆766Updated 5 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,180Updated last week
• KastnerRG / riffa
  The RIFFA development repository
  ☆792Updated 7 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆724Updated 3 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆566Updated 6 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆387Updated 3 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆506Updated last week
• alexforencich / verilog-uart
  Verilog UART
  ☆433Updated last year
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆550Updated this week
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆559Updated 6 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆999Updated 5 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,235Updated 8 months ago
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,391Updated 6 months ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,691Updated 2 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆915Updated 3 years ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆836Updated last year
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,051Updated 4 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,441Updated this week
• pyuvm / pyuvm
  The UVM written in Python
  ☆393Updated last week
• cocotb / cocotb
  cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
  ☆1,864Updated this week
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆404Updated 2 years ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,232Updated this week
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆887Updated 2 months ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆887Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆862Updated this week
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆289Updated 8 months ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆397Updated 4 years ago
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆856Updated 2 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆548Updated last year