Alternatives and similar repositories for verilog-pcie

Users that are interested in verilog-pcie are comparing it to the libraries listed below

• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,890Updated 10 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆850Updated 10 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,448Updated 2 weeks ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆859Updated last year
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆854Updated 4 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆665Updated 10 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,377Updated last year
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,896Updated 4 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆517Updated 10 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆542Updated 4 years ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆604Updated 7 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆689Updated last week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,197Updated this week
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,814Updated 10 months ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆536Updated last month
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆1,031Updated 3 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆613Updated 8 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆915Updated 2 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,153Updated 7 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,154Updated 4 years ago
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆736Updated 2 years ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆703Updated 2 years ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,227Updated 2 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,712Updated this week
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆402Updated 3 months ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆490Updated 5 years ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆589Updated 4 years ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,806Updated last week
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆442Updated 3 years ago
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,179Updated this week