alexforencich / verilog-pcieView external linksLinks
Verilog PCI express components
☆1,538Apr 26, 2024Updated last year
Alternatives and similar repositories for verilog-pcie
Users that are interested in verilog-pcie are comparing it to the libraries listed below
Sorting:
- Verilog AXI components for FPGA implementation☆1,960Feb 27, 2025Updated 11 months ago
- Verilog Ethernet components for FPGA implementation☆2,850Feb 27, 2025Updated 11 months ago
- Open source FPGA-based NIC and platform for in-network compute☆2,206Jul 5, 2024Updated last year
- Small footprint and configurable PCIe core☆661Updated this week
- Verilog AXI stream components for FPGA implementation☆859Feb 27, 2025Updated 11 months ago
- PCI express simulation framework for Cocotb☆192Sep 8, 2025Updated 5 months ago
- The RIFFA development repository☆864Jun 11, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,492Updated this week
- Verilog I2C interface for FPGA implementation☆681Feb 27, 2025Updated 11 months ago
- Must-have verilog systemverilog modules☆1,929Aug 2, 2025Updated 6 months ago
- HDL libraries and projects☆1,850Updated this week
- A DDR3 memory controller in Verilog for various FPGAs☆563Oct 10, 2021Updated 4 years ago
- Verilog library for ASIC and FPGA designers☆1,393May 8, 2024Updated last year
- Verilog UART☆534Feb 27, 2025Updated 11 months ago
- cocotb: Python-based chip (RTL) verification☆2,251Updated this week
- Common SystemVerilog components☆708Feb 6, 2026Updated last week
- AXI interface modules for Cocotb☆311Sep 30, 2025Updated 4 months ago
- Various HDL (Verilog) IP Cores☆873Jul 1, 2021Updated 4 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆776Sep 14, 2023Updated 2 years ago
- Bus bridges and other odds and ends☆633Apr 14, 2025Updated 10 months ago
- AMBA bus lecture material☆509Jan 21, 2020Updated 6 years ago
- Example designs for FPGA Drive FMC☆284Jan 9, 2025Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆645Jan 19, 2026Updated 3 weeks ago
- PCIE 5.0 Graduation project (Verification Team)☆100Jan 27, 2024Updated 2 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆895Feb 8, 2026Updated last week
- Verilog digital signal processing components☆170Oct 30, 2022Updated 3 years ago
- AMBA AXI VIP☆447Jun 28, 2024Updated last year
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Feb 27, 2025Updated 11 months ago
- An Open-source FPGA IP Generator☆1,050Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- Opensource DDR3 Controller☆416Jan 18, 2026Updated 3 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,178Sep 18, 2021Updated 4 years ago
- Xilinx QDMA IP Drivers☆763Dec 4, 2025Updated 2 months ago
- ☆82Jun 27, 2022Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Updated this week
- Build your hardware, easily!☆3,722Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,008Dec 15, 2025Updated 2 months ago
- synthesiseable ieee 754 floating point library in verilog☆718Mar 13, 2023Updated 2 years ago
- A small, light weight, RISC CPU soft core☆1,507Dec 8, 2025Updated 2 months ago