Verilog PCI express components
☆1,602Apr 26, 2024Updated 2 years ago
Alternatives and similar repositories for verilog-pcie
Users that are interested in verilog-pcie are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI components for FPGA implementation☆2,060Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆2,965Feb 27, 2025Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆2,347Jul 5, 2024Updated last year
- PCI express simulation framework for Cocotb☆205Sep 8, 2025Updated 8 months ago
- Small footprint and configurable PCIe core☆698Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog AXI stream components for FPGA implementation☆893Feb 27, 2025Updated last year
- The RIFFA development repository☆874Jun 11, 2024Updated last year
- Verilog I2C interface for FPGA implementation☆702Feb 27, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,584May 19, 2026Updated last week
- Must-have verilog systemverilog modules☆1,959Mar 12, 2026Updated 2 months ago
- Verilog UART☆562Feb 27, 2025Updated last year
- HDL libraries and projects☆1,935Updated this week
- A DDR3 memory controller in Verilog for various FPGAs☆595Oct 10, 2021Updated 4 years ago
- AXI interface modules for Cocotb☆332Mar 13, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog library for ASIC and FPGA designers☆1,419May 8, 2024Updated 2 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆813Sep 14, 2023Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,379May 22, 2026Updated last week
- PCIE 5.0 Graduation project (Verification Team)☆105Jan 27, 2024Updated 2 years ago
- ☆85Jun 27, 2022Updated 3 years ago
- Various HDL (Verilog) IP Cores☆903Jul 1, 2021Updated 4 years ago
- Common SystemVerilog components☆751May 21, 2026Updated last week
- AMBA bus lecture material☆533Jan 21, 2020Updated 6 years ago
- Example designs for FPGA Drive FMC☆290May 14, 2026Updated 2 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Verilog digital signal processing components☆181Oct 30, 2022Updated 3 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆925Apr 15, 2026Updated last month
- Bus bridges and other odds and ends☆671Mar 10, 2026Updated 2 months ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Feb 27, 2025Updated last year
- Xilinx QDMA IP Drivers☆806Updated this week
- Open source FPGA-based NIC and platform for in-network compute☆207May 4, 2024Updated 2 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆768May 12, 2026Updated 2 weeks ago
- AMBA AXI VIP☆462Jun 28, 2024Updated last year
- Opensource DDR3 Controller☆441May 21, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,165Jun 27, 2024Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆668May 11, 2026Updated 2 weeks ago
- An Open-source FPGA IP Generator☆1,104May 23, 2026Updated last week
- Build your hardware, easily!☆3,898Updated this week
- Implementation of the PCIe physical layer☆63Jul 11, 2025Updated 10 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,093Mar 2, 2022Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,248Sep 18, 2021Updated 4 years ago