Verilog I2C interface for FPGA implementation
☆723Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-i2c
Users that are interested in verilog-i2c are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog UART☆579Feb 27, 2025Updated last year
- Verilog PCI express components☆1,650Apr 26, 2024Updated 2 years ago
- Verilog AXI components for FPGA implementation☆2,123Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆3,077Feb 27, 2025Updated last year
- Verilog AXI stream components for FPGA implementation☆913Feb 27, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Verilog digital signal processing components☆191Oct 30, 2022Updated 3 years ago
- SPI Slave for FPGA in Verilog and VHDL☆234May 11, 2024Updated 2 years ago
- Verilog wishbone components☆135Jan 5, 2024Updated 2 years ago
- I2C models for cocotb☆47Updated this week
- Various HDL (Verilog) IP Cores☆932Jul 1, 2021Updated 5 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆626Oct 10, 2021Updated 4 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆163Feb 27, 2025Updated last year
- I2C controller core☆55Jan 1, 2023Updated 3 years ago
- Verilog library for ASIC and FPGA designers☆1,436May 8, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- Verilog SDRAM memory controller☆379May 13, 2017Updated 9 years ago
- Must-have verilog systemverilog modules☆2,016Mar 12, 2026Updated 5 months ago
- Open source FPGA-based NIC and platform for in-network compute☆70Aug 21, 2025Updated last year
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 8 years ago
- AXI interface modules for Cocotb☆355Updated this week
- A simple, basic, formally verified UART controller☆347Jan 29, 2024Updated 2 years ago
- HDL libraries and projects☆2,001Updated this week
- synthesiseable ieee 754 floating point library in verilog☆755Mar 13, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆475Feb 13, 2026Updated 6 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆628Mar 15, 2018Updated 8 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆135May 8, 2020Updated 6 years ago
- I2C Master and Slave☆41Jul 15, 2015Updated 11 years ago
- UART models for cocotb☆35Updated this week
- Verilog UART☆202Jun 4, 2013Updated 13 years ago
- Wishbone controlled I2C controllers☆60Aug 10, 2026Updated 2 weeks ago
- A small, light weight, RISC CPU soft core☆1,578Aug 19, 2026Updated last week
- I2C controller core from Opencores.org☆27Oct 5, 2011Updated 14 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog I2C Slave☆26Aug 11, 2014Updated 12 years ago
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- Opensource DDR3 Controller☆471Jun 12, 2026Updated 2 months ago
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 3 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,671Updated this week
- PCI express simulation framework for Cocotb☆211Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,602Updated this week