Verilog I2C interface for FPGA implementation
☆699Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-i2c
Users that are interested in verilog-i2c are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog UART☆562Feb 27, 2025Updated last year
- Verilog PCI express components☆1,595Apr 26, 2024Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆2,955Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆2,037Feb 27, 2025Updated last year
- Verilog AXI stream components for FPGA implementation☆888Feb 27, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog digital signal processing components☆176Oct 30, 2022Updated 3 years ago
- SPI Slave for FPGA in Verilog and VHDL☆231May 11, 2024Updated 2 years ago
- Verilog wishbone components☆127Jan 5, 2024Updated 2 years ago
- I2C models for cocotb☆45Mar 18, 2026Updated last month
- Various HDL (Verilog) IP Cores☆897Jul 1, 2021Updated 4 years ago
- SPI Master for FPGA - VHDL and Verilog☆340Aug 22, 2023Updated 2 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆589Oct 10, 2021Updated 4 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Feb 27, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,412May 8, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog Content Addressable Memory Module☆117Mar 2, 2022Updated 4 years ago
- I2C controller core☆51Jan 1, 2023Updated 3 years ago
- Verilog SDRAM memory controller☆368May 13, 2017Updated 8 years ago
- Must-have verilog systemverilog modules☆1,955Mar 12, 2026Updated last month
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- Open source FPGA-based NIC and platform for in-network compute☆68Aug 21, 2025Updated 8 months ago
- AXI interface modules for Cocotb☆329Mar 13, 2026Updated last month
- A simple, basic, formally verified UART controller☆337Jan 29, 2024Updated 2 years ago
- synthesiseable ieee 754 floating point library in verilog☆736Mar 13, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- HDL libraries and projects☆1,913Updated this week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆449Feb 13, 2026Updated 2 months ago
- UART models for cocotb☆34Sep 7, 2025Updated 8 months ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆133May 8, 2020Updated 6 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆619Mar 15, 2018Updated 8 years ago
- Verilog UART☆195Jun 4, 2013Updated 12 years ago
- I2C Master and Slave☆39Jul 15, 2015Updated 10 years ago
- A small, light weight, RISC CPU soft core☆1,536Dec 8, 2025Updated 5 months ago
- I2C controller core from Opencores.org☆27Oct 5, 2011Updated 14 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Wishbone controlled I2C controllers☆57Nov 12, 2024Updated last year
- Opensource DDR3 Controller☆430Jan 18, 2026Updated 3 months ago
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- Verilog I2C Slave☆26Aug 11, 2014Updated 11 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,546Apr 27, 2026Updated 2 weeks ago
- Generic Register Interface (contains various adapters)☆139Feb 24, 2026Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,566Apr 22, 2026Updated 2 weeks ago