Alternatives and similar repositories for verilog-i2c

Users that are interested in verilog-i2c are comparing it to the libraries listed below

• alexforencich / verilog-uart
  Verilog UART
  ☆502Updated 5 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆828Updated 4 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆819Updated 5 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆502Updated 3 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆363Updated last year
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆297Updated 2 years ago
• Digilent / vivado-library
  ☆631Updated 3 weeks ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,406Updated last year
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆593Updated 7 years ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆345Updated 2 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆582Updated 4 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,353Updated last week
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,795Updated 5 months ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆456Updated 5 years ago
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆339Updated 8 years ago
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆210Updated last year
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆513Updated 2 years ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆564Updated 3 years ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆839Updated last year
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆649Updated this week
• WangXuan95 / FPGA-USB-Device
  An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…
  ☆793Updated 8 months ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆276Updated last year
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆316Updated 3 years ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆432Updated 3 years ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆416Updated last year
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆736Updated last week
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆381Updated 2 months ago
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆225Updated last year
• pyuvm / pyuvm
  The UVM written in Python
  ☆449Updated last month
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆273Updated 5 years ago