Alternatives and similar repositories for verilog-i2c

Users that are interested in verilog-i2c are comparing it to the libraries listed below

• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆818Updated 4 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆493Updated 4 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆812Updated 4 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆492Updated 3 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆354Updated last year
• Digilent / vivado-library
  ☆621Updated last year
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆296Updated last year
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆572Updated 2 months ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆582Updated 7 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,319Updated last week
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,377Updated last year
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,762Updated 4 months ago
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆335Updated 8 years ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆838Updated last year
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆271Updated 4 years ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆426Updated 2 years ago
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆503Updated 2 years ago
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆203Updated last year
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆448Updated 5 years ago
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆209Updated 11 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆634Updated this week
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆668Updated last week
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆283Updated 3 weeks ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆657Updated 2 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆440Updated last month
• WangXuan95 / FPGA-UART
  This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…
  ☆218Updated last year
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆362Updated 3 weeks ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆270Updated last year
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆309Updated 3 years ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆436Updated last week