Alternatives and similar repositories for verilog-i2c:

Users that are interested in verilog-i2c are comparing it to the libraries listed below

• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆773Updated 3 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆474Updated last month
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,263Updated 11 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆795Updated last month
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆436Updated 3 years ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,680Updated last month
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆542Updated this week
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,252Updated last week
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆322Updated 11 months ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆279Updated last year
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆569Updated 7 years ago
• Digilent / vivado-library
  ☆612Updated 9 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆599Updated last month
• KastnerRG / riffa
  The RIFFA development repository
  ☆815Updated 10 months ago
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆325Updated 7 years ago
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆197Updated 11 months ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆252Updated last year
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆613Updated last week
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆422Updated 5 years ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆422Updated this week
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆265Updated 4 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,045Updated 2 months ago
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆382Updated this week
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆310Updated 3 weeks ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆393Updated 9 months ago
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆203Updated 8 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆989Updated 3 years ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆606Updated 2 years ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆418Updated 2 years ago
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆456Updated 2 years ago