Alternatives and similar repositories for verilog-i2c

Users that are interested in verilog-i2c are comparing it to the libraries listed below

• alexforencich / verilog-uart
  Verilog UART
  ☆523Updated 10 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆859Updated 4 years ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆545Updated 4 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆852Updated 10 months ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆407Updated 3 months ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆556Updated last week
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,500Updated last year
• Digilent / vivado-library
  ☆662Updated last week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆618Updated 8 months ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆318Updated 2 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,453Updated last month
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆351Updated 8 years ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆859Updated last year
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,919Updated 10 months ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆495Updated 5 years ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆606Updated 7 years ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆443Updated 3 years ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆305Updated 3 months ago
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆556Updated 2 years ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆591Updated 4 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆692Updated 3 weeks ago
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆220Updated last year
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆282Updated 5 years ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆491Updated 2 weeks ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆406Updated this week
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆438Updated last year
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆340Updated 3 years ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆235Updated 2 years ago
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆234Updated last year
• jamieiles / uart
  Verilog UART
  ☆188Updated 12 years ago