Alternatives and similar repositories for verilog-i2c:

Users that are interested in verilog-i2c are comparing it to the libraries listed below

• alexforencich / verilog-uart
  Verilog UART
  ☆480Updated 2 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆779Updated 3 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆802Updated 2 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆445Updated 3 years ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,279Updated last year
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆330Updated last year
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,700Updated 2 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆552Updated 3 weeks ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆282Updated last year
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,267Updated this week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆608Updated 3 weeks ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆573Updated 7 years ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆256Updated last year
• KastnerRG / riffa
  The RIFFA development repository
  ☆826Updated 10 months ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆432Updated 5 years ago
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆329Updated 7 years ago
• Digilent / vivado-library
  ☆615Updated 10 months ago
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆199Updated 11 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆423Updated 3 weeks ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆425Updated 7 months ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆397Updated 10 months ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆419Updated 2 years ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆319Updated 2 weeks ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆265Updated 4 years ago
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆579Updated 4 years ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆612Updated last month
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,279Updated last year
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆465Updated 2 years ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆382Updated this week
• jamieiles / uart
  Verilog UART
  ☆163Updated 11 years ago