Mathematical Functions in Verilog
☆99Mar 7, 2021Updated 5 years ago
Alternatives and similar repositories for verilog-math
Users that are interested in verilog-math are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- synthesiseable ieee 754 floating point library in verilog☆745Mar 13, 2023Updated 3 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- RTL Verilog library for various DSP modules☆99Feb 17, 2022Updated 4 years ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 11 months ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆40Dec 4, 2020Updated 5 years ago
- ☆19Jul 9, 2026Updated 2 weeks ago
- Audio filtering with pyfda and cocotb☆13Sep 24, 2020Updated 5 years ago
- Fixed Point Math Library for Verilog☆151Jul 17, 2014Updated 12 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 13 years ago
- FFT implement by verilog_测试验证已通过☆62Sep 14, 2016Updated 9 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Cross EDA Abstraction and Automation☆42Nov 17, 2025Updated 8 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 4 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43May 22, 2020Updated 6 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- FPGA based transmitter☆108Apr 14, 2017Updated 9 years ago
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- A Voila-Jones face detector hardware implementation☆33Nov 29, 2018Updated 7 years ago
- FPGA Design Suite based on C to Verilog design flow.☆250Apr 5, 2019Updated 7 years ago
- Cost Effective HF transceiver based on max1000 FPGA module☆38Apr 7, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 11 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- Verilog library for ASIC and FPGA designers☆1,435May 8, 2024Updated 2 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆14Aug 18, 2017Updated 8 years ago
- ☆41Oct 26, 2021Updated 4 years ago
- ☆12Jul 20, 2022Updated 4 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 5 years ago
- The source code for the XTRX FPGA image☆17Nov 19, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- IEEE 754 floating point unit in Verilog☆151May 20, 2016Updated 10 years ago
- ☆15Nov 11, 2015Updated 10 years ago
- Verilog wishbone components☆133Jan 5, 2024Updated 2 years ago
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- The CORDIC algorithm implemented in Octave/MATLAB and Verilog☆32Mar 31, 2015Updated 11 years ago
- ☆17Jul 29, 2022Updated 3 years ago