dawsonjon / verilog-mathLinks
Mathematical Functions in Verilog
☆95Updated 4 years ago
Alternatives and similar repositories for verilog-math
Users that are interested in verilog-math are comparing it to the libraries listed below
Sorting:
- Verilog digital signal processing components☆157Updated 2 years ago
- SpinalHDL Hardware Math Library☆93Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 weeks ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆115Updated 4 years ago
- Verilog wishbone components☆119Updated last year
- RISC-V Nox core☆68Updated 3 months ago
- FuseSoC standard core library☆147Updated 4 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- ☆137Updated 10 months ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- UART models for cocotb☆31Updated last month
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- An implementation of the CORDIC algorithm in Verilog.☆102Updated 6 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated last week
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43Updated 5 years ago