dawsonjon / verilog-mathLinks
Mathematical Functions in Verilog
☆92Updated 4 years ago
Alternatives and similar repositories for verilog-math
Users that are interested in verilog-math are comparing it to the libraries listed below
Sorting:
- Verilog digital signal processing components☆139Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- Control and Status Register map generator for HDL projects☆116Updated last week
- Altera Advanced Synthesis Cookbook 11.0☆104Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- A simple DDR3 memory controller☆55Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆147Updated 3 months ago
- RISC-V Verification Interface☆92Updated this week
- SpinalHDL Hardware Math Library☆86Updated 10 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Introductory course into static timing analysis (STA).☆94Updated last month
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Basic RISC-V Test SoC☆128Updated 6 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆110Updated 2 weeks ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆65Updated 7 months ago
- round robin arbiter☆74Updated 10 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Generic Register Interface (contains various adapters)☆120Updated 8 months ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆162Updated 3 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆121Updated this week
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆43Updated 4 months ago