Mathematical Functions in Verilog
☆101Mar 7, 2021Updated 5 years ago
Alternatives and similar repositories for verilog-math
Users that are interested in verilog-math are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- synthesiseable ieee 754 floating point library in verilog☆763Mar 13, 2023Updated 3 years ago
- RTL Verilog library for various DSP modules☆103Feb 17, 2022Updated 4 years ago
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated 3 weeks ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆41Dec 4, 2020Updated 5 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- axi video dma ip in verilog☆11Aug 22, 2020Updated 6 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆44May 22, 2020Updated 6 years ago
- Fixed Point Math Library for Verilog☆151Jul 17, 2014Updated 12 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Audio filtering with pyfda and cocotb☆13Sep 24, 2020Updated 6 years ago
- FPGA based transmitter☆109Apr 14, 2017Updated 9 years ago
- Verilog design for hardware ray-caster game☆11Aug 14, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 13 years ago
- FFT implement by verilog_测试验证已通过☆62Sep 14, 2016Updated 10 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- SPIREG - SPI slave logic for register access☆11Nov 12, 2025Updated 11 months ago
- Verilog library for ASIC and FPGA designers☆1,440May 8, 2024Updated 2 years ago
- IEEE 754 floating point unit in Verilog☆154May 20, 2016Updated 10 years ago
- A tool to convert Verilog RTL file generated from Xilinx Vivado HLS to an equivalent C Code.☆12Jun 16, 2021Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 9 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Cross EDA Abstraction and Automation☆45Updated this week
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆31Apr 25, 2016Updated 10 years ago
- Convolutional Neural Networks Coprocessor☆12Dec 8, 2022Updated 3 years ago
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 12 years ago
- Cost Effective HF transceiver based on max1000 FPGA module☆38Apr 7, 2021Updated 5 years ago
- ☆22Oct 12, 2026Updated 3 weeks ago
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- Verilog wishbone components☆137Jan 5, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Xilinx Unisim Library in Verilog☆93Jul 22, 2020Updated 6 years ago
- A Voila-Jones face detector hardware implementation☆33Nov 29, 2018Updated 7 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆14Aug 18, 2017Updated 9 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- ☆12Jul 20, 2022Updated 4 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- FPGA Design Suite based on C to Verilog design flow.☆250Apr 5, 2019Updated 7 years ago