Verilog AXI stream components for FPGA implementation
☆906Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-axis
Users that are interested in verilog-axis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI components for FPGA implementation☆2,097Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆3,042Feb 27, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,631Updated this week
- Verilog PCI express components☆1,628Apr 26, 2024Updated 2 years ago
- Verilog UART☆574Feb 27, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AXI interface modules for Cocotb☆344Mar 13, 2026Updated 4 months ago
- Bus bridges and other odds and ends☆689Jun 2, 2026Updated last month
- Verilog I2C interface for FPGA implementation☆710Feb 27, 2025Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆68Aug 21, 2025Updated 11 months ago
- Verilog digital signal processing components☆187Oct 30, 2022Updated 3 years ago
- Verilog library for ASIC and FPGA designers☆1,435May 8, 2024Updated 2 years ago
- HDL libraries and projects☆1,980Updated this week
- Open source FPGA-based NIC and platform for in-network compute☆2,405Jul 5, 2024Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,455Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Common SystemVerilog components☆769Updated this week
- Fully parametrizable combinatorial parallel LFSR/CRC module☆162Feb 27, 2025Updated last year
- Must-have verilog systemverilog modules☆1,999Mar 12, 2026Updated 4 months ago
- AMBA AXI VIP☆467Jun 28, 2024Updated 2 years ago
- Various HDL (Verilog) IP Cores☆926Jul 1, 2021Updated 5 years ago
- Generic Register Interface (contains various adapters)☆141Updated this week
- The RIFFA development repository☆880Jun 11, 2024Updated 2 years ago
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- Small footprint and configurable PCIe core☆714Jul 14, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- Verilog wishbone components☆133Jan 5, 2024Updated 2 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 8 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆155Jun 21, 2026Updated last month
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆467Feb 13, 2026Updated 5 months ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆943Jul 14, 2026Updated last week
- PCI express simulation framework for Cocotb☆209Sep 8, 2025Updated 10 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,282Jun 27, 2024Updated 2 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated 11 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- AMBA bus lecture material☆543Jan 21, 2020Updated 6 years ago
- A huge VHDL library for FPGA and digital ASIC development☆476Updated this week
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆246Jul 16, 2023Updated 3 years ago
- Code generation tool for control and status registers☆463Jul 16, 2026Updated last week
- A DDR3 memory controller in Verilog for various FPGAs☆617Oct 10, 2021Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,440Jul 2, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆676Jul 7, 2026Updated 2 weeks ago