Verilog AXI stream components for FPGA implementation
☆875Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-axis
Users that are interested in verilog-axis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI components for FPGA implementation☆1,996Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆2,891Feb 27, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Mar 18, 2026Updated last week
- Verilog PCI express components☆1,553Apr 26, 2024Updated last year
- Verilog UART☆542Feb 27, 2025Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AXI interface modules for Cocotb☆321Mar 13, 2026Updated 2 weeks ago
- Bus bridges and other odds and ends☆655Mar 10, 2026Updated 2 weeks ago
- Verilog I2C interface for FPGA implementation☆688Feb 27, 2025Updated last year
- Verilog digital signal processing components☆172Oct 30, 2022Updated 3 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Aug 21, 2025Updated 7 months ago
- Verilog library for ASIC and FPGA designers☆1,397May 8, 2024Updated last year
- HDL libraries and projects☆1,883Updated this week
- Open source FPGA-based NIC and platform for in-network compute☆2,243Jul 5, 2024Updated last year
- cocotb: Python-based chip (RTL) verification☆2,289Mar 19, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Common SystemVerilog components☆728Mar 18, 2026Updated last week
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Feb 27, 2025Updated last year
- Must-have verilog systemverilog modules☆1,940Mar 12, 2026Updated 2 weeks ago
- AMBA AXI VIP☆450Jun 28, 2024Updated last year
- Various HDL (Verilog) IP Cores☆882Jul 1, 2021Updated 4 years ago
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated last month
- Verilog wishbone components☆125Jan 5, 2024Updated 2 years ago
- Verilog Content Addressable Memory Module☆116Mar 2, 2022Updated 4 years ago
- Extensible FPGA control platform☆62Apr 28, 2023Updated 2 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Small footprint and configurable PCIe core☆672Mar 19, 2026Updated last week
- The RIFFA development repository☆867Jun 11, 2024Updated last year
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆150Mar 16, 2026Updated last week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆434Feb 13, 2026Updated last month
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆907Mar 2, 2026Updated 3 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,044Jun 27, 2024Updated last year
- PCI express simulation framework for Cocotb☆196Sep 8, 2025Updated 6 months ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆600Jul 30, 2025Updated 7 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆671Mar 20, 2026Updated last week
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆239Jul 16, 2023Updated 2 years ago
- A huge VHDL library for FPGA and digital ASIC development☆450Updated this week
- AMBA bus lecture material☆520Jan 21, 2020Updated 6 years ago
- Opensource DDR3 Controller☆423Jan 18, 2026Updated 2 months ago
- Code generation tool for control and status registers☆450Mar 14, 2026Updated last week
- A DDR3 memory controller in Verilog for various FPGAs☆575Oct 10, 2021Updated 4 years ago