Verilog AXI stream components for FPGA implementation
☆923Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-axis
Users that are interested in verilog-axis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI components for FPGA implementation☆2,168Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆3,142Feb 27, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,742Updated this week
- Verilog PCI express components☆1,675Apr 26, 2024Updated 2 years ago
- AXI interface modules for Cocotb☆368Aug 24, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog UART☆591Feb 27, 2025Updated last year
- Bus bridges and other odds and ends☆713Sep 11, 2026Updated last month
- Verilog I2C interface for FPGA implementation☆731Feb 27, 2025Updated last year
- HDL libraries and projects☆2,049Updated this week
- Verilog library for ASIC and FPGA designers☆1,440May 8, 2024Updated 2 years ago
- Verilog digital signal processing components☆197Oct 30, 2022Updated 4 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,506Jul 5, 2024Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,559Updated this week
- Open source FPGA-based NIC and platform for in-network compute☆72Aug 21, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Fully parametrizable combinatorial parallel LFSR/CRC module☆165Feb 27, 2025Updated last year
- Common SystemVerilog components☆812Sep 18, 2026Updated last month
- Must-have verilog systemverilog modules☆2,030Mar 12, 2026Updated 7 months ago
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 2 months ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆1,002Aug 28, 2026Updated 2 months ago
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- Various HDL (Verilog) IP Cores☆939Jul 1, 2021Updated 5 years ago
- AMBA bus lecture material☆562Jan 21, 2020Updated 6 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆498Oct 17, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AMBA AXI VIP