Verilog AXI stream components for FPGA implementation
☆895Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-axis
Users that are interested in verilog-axis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI components for FPGA implementation☆2,071Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆2,988Feb 27, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,593Updated this week
- Verilog PCI express components☆1,610Apr 26, 2024Updated 2 years ago
- Verilog UART☆568Feb 27, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- AXI interface modules for Cocotb☆333Mar 13, 2026Updated 3 months ago
- Bus bridges and other odds and ends☆679Jun 2, 2026Updated last week
- Verilog I2C interface for FPGA implementation☆702Feb 27, 2025Updated last year
- Verilog digital signal processing components☆184Oct 30, 2022Updated 3 years ago
- Open source FPGA-based NIC and platform for in-network compute☆68Aug 21, 2025Updated 9 months ago
- Verilog library for ASIC and FPGA designers☆1,421May 8, 2024Updated 2 years ago
- HDL libraries and projects☆1,945Updated this week
- Open source FPGA-based NIC and platform for in-network compute☆2,358Jul 5, 2024Updated last year
- cocotb: Python-based chip (RTL) verification☆2,407Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Common SystemVerilog components☆757Jun 5, 2026Updated last week
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Feb 27, 2025Updated last year
- Must-have verilog systemverilog modules☆1,973Mar 12, 2026Updated 3 months ago
- AMBA AXI VIP☆466Jun 28, 2024Updated last year
- Various HDL (Verilog) IP Cores☆908Jul 1, 2021Updated 4 years ago
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated last month
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- Verilog wishbone components☆132Jan 5, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Small footprint and configurable PCIe core☆704Jun 4, 2026Updated last week
- The RIFFA development repository☆875Jun 11, 2024Updated 2 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆154Jun 6, 2026Updated last week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆457Feb 13, 2026Updated 4 months ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆930Apr 15, 2026Updated 2 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,203Jun 27, 2024Updated last year
- PCI express simulation framework for Cocotb☆206Sep 8, 2025Updated 9 months ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆606Jul 30, 2025Updated 10 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆807Updated this week
- A huge VHDL library for FPGA and digital ASIC development☆464Updated this week
- AMBA bus lecture material☆534Jan 21, 2020Updated 6 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆245Jul 16, 2023Updated 2 years ago
- Opensource DDR3 Controller☆450Updated this week
- Code generation tool for control and status registers☆463May 30, 2026Updated 2 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,420Jun 8, 2026Updated last week