Verilog AXI stream components for FPGA implementation
☆912Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-axis
Users that are interested in verilog-axis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI components for FPGA implementation☆2,112Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆3,065Feb 27, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,655Aug 5, 2026Updated last week
- Verilog PCI express components☆1,643Apr 26, 2024Updated 2 years ago
- Verilog UART☆575Feb 27, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AXI interface modules for Cocotb☆347Mar 13, 2026Updated 5 months ago
- Bus bridges and other odds and ends☆694Jun 2, 2026Updated 2 months ago
- Verilog I2C interface for FPGA implementation☆717Feb 27, 2025Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆68Aug 21, 2025Updated 11 months ago
- Verilog digital signal processing components☆189Oct 30, 2022Updated 3 years ago
- Verilog library for ASIC and FPGA designers☆1,436May 8, 2024Updated 2 years ago
- HDL libraries and projects☆1,995Updated this week
- Open source FPGA-based NIC and platform for in-network compute☆2,423Jul 5, 2024Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,470Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Common SystemVerilog components☆782Updated this week
- Fully parametrizable combinatorial parallel LFSR/CRC module☆162Feb 27, 2025Updated last year
- Must-have verilog systemverilog modules☆2,007Mar 12, 2026Updated 5 months ago
- AMBA AXI VIP☆472Jun 28, 2024Updated 2 years ago
- Various HDL (Verilog) IP Cores☆930Jul 1, 2021Updated 5 years ago
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated last week
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- The RIFFA development repository☆880Jun 11, 2024Updated 2 years ago
- Small footprint and configurable PCIe core☆719Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- Verilog wishbone components☆135Jan 5, 2024Updated 2 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 8 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆157Jul 30, 2026Updated 2 weeks ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆472Feb 13, 2026Updated 6 months ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆951Aug 3, 2026Updated last week
- PCI express simulation framework for Cocotb☆209Sep 8, 2025Updated 11 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,333Jul 31, 2026Updated 2 weeks ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AMBA bus lecture material☆547Jan 21, 2020Updated 6 years ago
- A huge VHDL library for FPGA and digital ASIC development☆476Updated this week
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆246Jul 16, 2023Updated 3 years ago
- Code generation tool for control and status registers☆465Jul 16, 2026Updated 3 weeks ago
- A DDR3 memory controller in Verilog for various FPGAs☆623Oct 10, 2021Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,449Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month