Verilog AXI stream components for FPGA implementation
☆921Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-axis
Users that are interested in verilog-axis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AXI components for FPGA implementation☆2,153Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆3,123Feb 27, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,721Sep 24, 2026Updated 2 weeks ago
- Verilog PCI express components☆1,669Apr 26, 2024Updated 2 years ago
- Verilog UART☆587Feb 27, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- AXI interface modules for Cocotb☆366Aug 24, 2026Updated last month
- Bus bridges and other odds and ends☆706Sep 11, 2026Updated last month
- Verilog I2C interface for FPGA implementation☆730Feb 27, 2025Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆71Aug 21, 2025Updated last year
- Verilog digital signal processing components☆196Oct 30, 2022Updated 3 years ago
- Verilog library for ASIC and FPGA designers☆1,442May 8, 2024Updated 2 years ago
- HDL libraries and projects☆2,030Updated this week
- Open source FPGA-based NIC and platform for in-network compute☆2,493Jul 5, 2024Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,540Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Common SystemVerilog components☆808Sep 18, 2026Updated 3 weeks ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆164Feb 27, 2025Updated last year
- Must-have verilog systemverilog modules☆2,027Mar 12, 2026Updated 7 months ago
- AMBA AXI VIP☆481Oct 1, 2026Updated last week
- Various HDL (Verilog) IP Cores☆935Jul 1, 2021Updated 5 years ago
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated 2 months ago
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- The RIFFA development repository☆883Jun 11, 2024Updated 2 years ago
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Small footprint and configurable PCIe core☆734Updated this week
- Verilog wishbone components☆135Jan 5, 2024Updated 2 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 8 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆159Oct 7, 2026Updated last week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆488Sep 3, 2026Updated last month
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆969Aug 3, 2026Updated 2 months ago
- AMBA bus lecture material☆556Jan 21, 2020Updated 6 years ago
- PCI express simulation framework for Cocotb☆213Aug 25, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,390Sep 7, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- A huge VHDL library for FPGA and digital ASIC development☆477Updated this week
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆248Jul 16, 2023Updated 3 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆640Oct 10, 2021Updated 5 years ago
- synthesiseable ieee 754 floating point library in verilog☆760Mar 13, 2023Updated 3 years ago
- Code generation tool for control and status registers☆471Sep 11, 2026Updated last month
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆968Aug 28, 2026Updated last month