alexforencich / verilog-axisView external linksLinks
Verilog AXI stream components for FPGA implementation
☆859Feb 27, 2025Updated 11 months ago
Alternatives and similar repositories for verilog-axis
Users that are interested in verilog-axis are comparing it to the libraries listed below
Sorting:
- Verilog AXI components for FPGA implementation☆1,960Feb 27, 2025Updated 11 months ago
- Verilog Ethernet components for FPGA implementation☆2,850Feb 27, 2025Updated 11 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,492Updated this week
- Verilog PCI express components☆1,533Apr 26, 2024Updated last year
- Bus bridges and other odds and ends☆633Apr 14, 2025Updated 10 months ago
- Verilog UART☆534Feb 27, 2025Updated 11 months ago
- AXI interface modules for Cocotb☆311Sep 30, 2025Updated 4 months ago
- Verilog I2C interface for FPGA implementation☆681Feb 27, 2025Updated 11 months ago
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- Verilog digital signal processing components☆170Oct 30, 2022Updated 3 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Aug 21, 2025Updated 5 months ago
- HDL libraries and projects☆1,850Updated this week
- Common SystemVerilog components☆706Feb 6, 2026Updated last week
- Open source FPGA-based NIC and platform for in-network compute☆2,206Jul 5, 2024Updated last year
- cocotb: Python-based chip (RTL) verification☆2,251Updated this week
- Must-have verilog systemverilog modules☆1,926Aug 2, 2025Updated 6 months ago
- AMBA AXI VIP☆447Jun 28, 2024Updated last year
- Generic Register Interface (contains various adapters)☆135Nov 20, 2025Updated 2 months ago
- Various HDL (Verilog) IP Cores☆873Jul 1, 2021Updated 4 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Feb 27, 2025Updated 11 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆148Feb 3, 2026Updated last week
- Small footprint and configurable PCIe core☆661Updated this week
- The RIFFA development repository☆864Jun 11, 2024Updated last year
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆417Sep 16, 2025Updated 4 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- Verilog wishbone components☆124Jan 5, 2024Updated 2 years ago
- A huge VHDL library for FPGA and digital ASIC development☆449Updated this week
- Verilog Content Addressable Memory Module☆115Mar 2, 2022Updated 3 years ago
- PCI express simulation framework for Cocotb☆192Sep 8, 2025Updated 5 months ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆600Jul 30, 2025Updated 6 months ago
- Extensible FPGA control platform☆61Apr 28, 2023Updated 2 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆895Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆645Jan 19, 2026Updated 3 weeks ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆609Jan 18, 2026Updated 3 weeks ago
- AMBA bus lecture material☆508Jan 21, 2020Updated 6 years ago
- Code generation tool for control and status registers☆443Jan 7, 2026Updated last month
- Ethernet interface modules for Cocotb☆75Sep 8, 2025Updated 5 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆560Oct 10, 2021Updated 4 years ago
- synthesiseable ieee 754 floating point library in verilog☆717Mar 13, 2023Updated 2 years ago