Alternatives and similar repositories for verilog-axis:

Users that are interested in verilog-axis are comparing it to the libraries listed below

• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,639Updated 2 weeks ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,243Updated 10 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,233Updated 2 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆523Updated last month
• alexforencich / verilog-uart
  Verilog UART
  ☆459Updated 2 weeks ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆589Updated 2 weeks ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆751Updated 3 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆313Updated 10 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆576Updated 2 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆587Updated 2 weeks ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆423Updated 3 years ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆414Updated 2 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆805Updated 9 months ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆244Updated last year
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆563Updated 7 years ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆410Updated 5 years ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆405Updated this week
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆415Updated 2 years ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆516Updated 3 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆400Updated 6 months ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆353Updated this week
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆387Updated 8 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆559Updated last week
• Digilent / vivado-library
  ☆605Updated 8 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆601Updated 3 weeks ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,258Updated 10 months ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆265Updated 4 years ago
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆321Updated 7 years ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆192Updated last year
• Xilinx / XilinxBoardStore
  ☆278Updated this week