Alternatives and similar repositories for verilog-axis

Users that are interested in verilog-axis are comparing it to the libraries listed below

• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,365Updated last week
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,807Updated 6 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆504Updated 6 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆641Updated 6 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆587Updated 4 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,421Updated last year
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆374Updated last year
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆829Updated 4 years ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆847Updated last year
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆654Updated last week
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆464Updated 5 years ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆567Updated 3 years ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆593Updated 7 years ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆671Updated 2 years ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆450Updated 2 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆509Updated 3 years ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆420Updated last year
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆281Updated this week
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆369Updated this week
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆367Updated this week
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆432Updated 3 years ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆322Updated 3 years ago
• Digilent / vivado-library
  ☆631Updated last month
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆602Updated last month
• lowRISC / style-guides
  lowRISC Style Guides
  ☆453Updated 3 months ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆440Updated 3 months ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆280Updated 3 years ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆220Updated 2 years ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,339Updated last year
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆260Updated 12 years ago