Alternatives and similar repositories for verilog-axis:

Users that are interested in verilog-axis are comparing it to the libraries listed below

• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,700Updated 2 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,262Updated 2 weeks ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,279Updated last year
• alexforencich / verilog-uart
  Verilog UART
  ☆477Updated 2 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆603Updated 2 months ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆330Updated last year
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆608Updated 2 weeks ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆443Updated 3 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆779Updated 3 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆551Updated 3 weeks ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆255Updated last year
• pyuvm / pyuvm
  The UVM written in Python
  ☆422Updated 3 weeks ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆432Updated 5 years ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆573Updated 7 years ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆824Updated 10 months ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆397Updated 10 months ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆420Updated last month
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆528Updated 3 years ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆624Updated 2 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆423Updated 7 months ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆418Updated 2 years ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆355Updated this week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆570Updated last week
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆578Updated 4 years ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆618Updated last month
• Xilinx / XilinxBoardStore
  ☆286Updated last week
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆282Updated last year
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆327Updated 7 years ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆382Updated this week
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆485Updated 2 months ago