Verilog AXI stream components for FPGA implementation
☆865Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-axis
Users that are interested in verilog-axis are comparing it to the libraries listed below
Sorting:
- Verilog AXI components for FPGA implementation☆1,970Feb 27, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆2,865Feb 27, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- Verilog PCI express components☆1,541Apr 26, 2024Updated last year
- Bus bridges and other odds and ends☆644Apr 14, 2025Updated 10 months ago
- Verilog UART☆536Feb 27, 2025Updated last year
- AXI interface modules for Cocotb☆315Sep 30, 2025Updated 5 months ago
- Verilog I2C interface for FPGA implementation☆684Feb 27, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- Verilog digital signal processing components☆171Oct 30, 2022Updated 3 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Aug 21, 2025Updated 6 months ago
- HDL libraries and projects☆1,866Updated this week
- Common SystemVerilog components☆713Feb 26, 2026Updated last week
- Open source FPGA-based NIC and platform for in-network compute☆2,222Jul 5, 2024Updated last year
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- Must-have verilog systemverilog modules☆1,934Feb 19, 2026Updated 2 weeks ago
- AMBA AXI VIP☆448Jun 28, 2024Updated last year
- Generic Register Interface (contains various adapters)☆136Feb 24, 2026Updated last week
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Feb 27, 2025Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆149Updated this week
- Small footprint and configurable PCIe core☆666Updated this week
- The RIFFA development repository☆865Jun 11, 2024Updated last year
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆424Feb 13, 2026Updated 3 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- PCI express simulation framework for Cocotb☆195Sep 8, 2025Updated 5 months ago
- Verilog wishbone components☆124Jan 5, 2024Updated 2 years ago
- A huge VHDL library for FPGA and digital ASIC development☆449Feb 23, 2026Updated last week
- Verilog Content Addressable Memory Module☆115Mar 2, 2022Updated 4 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆601Jul 30, 2025Updated 7 months ago
- Extensible FPGA control platform☆61Apr 28, 2023Updated 2 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆899Updated this week
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆638Feb 26, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- AMBA bus lecture material☆512Jan 21, 2020Updated 6 years ago
- Code generation tool for control and status registers☆448Jan 7, 2026Updated last month
- Ethernet interface modules for Cocotb☆76Sep 8, 2025Updated 5 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆238Jul 16, 2023Updated 2 years ago
- synthesiseable ieee 754 floating point library in verilog☆721Mar 13, 2023Updated 2 years ago