dawsonjon / chips_vLinks
RISC-V System on Chip Builder
☆12Updated 4 years ago
Alternatives and similar repositories for chips_v
Users that are interested in chips_v are comparing it to the libraries listed below
Sorting:
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 2 months ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Yosys Plugins☆21Updated 5 years ago
- Adder in VHDL to test the digital flow using ghdl and GTKwave (front-end) and openlane (back-end). Translated from the original https://g…☆11Updated 3 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 5 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- Tool to fetch and parse data about Efabless MPW projects☆15Updated 2 years ago
- FPGA examples on Google Colab☆22Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆17Updated 2 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- ☆22Updated 3 weeks ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- SAR ADC on tiny tapeout☆39Updated 4 months ago
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- A SoC for DOOM☆17Updated 4 years ago