dawsonjon / chips_vLinks
RISC-V System on Chip Builder
☆12Updated 5 years ago
Alternatives and similar repositories for chips_v
Users that are interested in chips_v are comparing it to the libraries listed below
Sorting:
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 6 months ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆62Updated last week
- Time to Digital Converter (TDC)☆35Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated 3 weeks ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 3 months ago
- Everything needed for ulx3s FPGA☆15Updated 4 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- Projects published on controlpaths.com and hackster.io☆42Updated 3 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- SAR ADC on tiny tapeout☆42Updated 8 months ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆34Updated 3 months ago
- OpenFPGA☆34Updated 7 years ago
- An SDR for Raspberry Pi☆35Updated 5 years ago
- ☆27Updated 7 months ago
- VHDL PCIe Transceiver☆30Updated 5 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆44Updated this week
- Virtual Development Board☆62Updated 3 years ago
- PicoRV☆44Updated 5 years ago
- ☆13Updated 4 years ago
- Small footprint and configurable JESD204B core☆45Updated last week
- VexRiscv-SMP integration test with LiteX.☆26Updated 4 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆96Updated last year
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Updated 7 years ago
- ☆33Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- FPGA for uSDR☆18Updated 5 months ago