Wrappers for open source FPU hardware implementations.
☆37Nov 27, 2025Updated 11 months ago
Alternatives and similar repositories for fpu-wrappers
Users that are interested in fpu-wrappers are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- Open source high performance IEEE-754 floating unit☆100Feb 26, 2024Updated 2 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Aug 15, 2026Updated 2 months ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆31Mar 29, 2013Updated 13 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- Posit Arithmetic Cores generated with FloPoCo☆31May 8, 2026Updated 5 months ago
- ☆86Jun 1, 2022Updated 4 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- ☆15Updated this week
- Chisel library for Unum Type-III Posit Arithmetic☆46Apr 2, 2025Updated last year
- [UNRELEASED] FP div/sqrt unit for transprecision☆28Jul 27, 2026Updated 3 months ago
- ☆396Aug 19, 2026Updated 2 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- List of SpinalHDL projects, libraries, and learning resources.☆30Jan 6, 2026Updated 10 months ago
- Open-source non-blocking L2 cache☆65Updated this week
- ☆13Feb 13, 2021Updated 5 years ago
- ☆12Jul 9, 2021Updated 5 years ago
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 4 months ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆85Jul 18, 2026Updated 3 months ago
- Binary translation in Rust☆12Jun 22, 2020Updated 6 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- A Chisel RTL generator for network-on-chip interconnects☆240Nov 7, 2025Updated 11 months ago
- SoC for muntjac☆14Jun 18, 2025Updated last year
- HDMI core in Chisel HDL☆55Mar 8, 2024Updated 2 years ago
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 8 years ago
- ☆11Aug 1, 2021Updated 5 years ago
- Models of finite automata (DFA, NFA) with support of common operations and easily readable creation of objects☆14Feb 4, 2019Updated 7 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Verilog Configurable Cache☆197Sep 21, 2026Updated last month
- ☆12Feb 16, 2019Updated 7 years ago
- Intel Compiler for SystemC☆31Jun 1, 2023Updated 3 years ago
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 5 years ago
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- ☆37Mar 20, 2025Updated last year
- ☆29Nov 5, 2021Updated 5 years ago