jiegec / fpu-wrappersLinks
Wrappers for open source FPU hardware implementations.
☆34Updated last year
Alternatives and similar repositories for fpu-wrappers
Users that are interested in fpu-wrappers are comparing it to the libraries listed below
Sorting:
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- ☆33Updated 7 months ago
- chipyard in mill :P☆77Updated last year
- Open-source non-blocking L2 cache☆50Updated this week
- Run Rocket Chip on VCU128☆30Updated 2 weeks ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- A prototype GUI for chisel-development☆51Updated 5 years ago
- Intel Compiler for SystemC☆25Updated 2 years ago
- ☆80Updated last week
- Synthesisable SIMT-style RISC-V GPGPU☆42Updated 3 months ago
- Chisel Cheatsheet☆34Updated 2 years ago
- The 'missing header' for Chisel☆21Updated 7 months ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- Various examples for Chisel HDL☆29Updated 3 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆31Updated 4 years ago
- Open source high performance IEEE-754 floating unit☆85Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆30Updated 9 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- A Heterogeneous GPU Platform for Chipyard SoC☆34Updated this week
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆19Updated 10 months ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Updated 6 years ago
- Hardware design with Chisel☆34Updated 2 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated 11 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆31Updated 2 months ago
- A libgloss replacement for RISC-V that supports HTIF☆38Updated last year
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆20Updated 5 months ago