jiegec / fpu-wrappers
Wrappers for open source FPU hardware implementations.
☆30Updated 11 months ago
Alternatives and similar repositories for fpu-wrappers:
Users that are interested in fpu-wrappers are comparing it to the libraries listed below
- ☆32Updated last week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆26Updated 2 months ago
- The 'missing header' for Chisel☆18Updated last week
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆60Updated 3 years ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆17Updated 4 months ago
- Chisel Cheatsheet☆33Updated last year
- Run Rocket Chip on VCU128☆30Updated 4 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆17Updated 3 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆27Updated last month
- chipyard in mill :P☆77Updated last year
- Intel Compiler for SystemC☆23Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆32Updated last month
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆30Updated this week
- ☆28Updated 3 months ago
- A Rocket-based RISC-V superscalar in-order core☆31Updated this week
- Open-source non-blocking L2 cache☆38Updated this week
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆16Updated 3 weeks ago
- For contributions of Chisel IP to the chisel community.☆60Updated 4 months ago
- A prototype GUI for chisel-development☆52Updated 4 years ago
- ☆53Updated this week
- Open source high performance IEEE-754 floating unit☆67Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆88Updated last month
- This repo includes XiangShan's function units☆18Updated this week
- Various examples for Chisel HDL☆28Updated 3 years ago
- an experiment to run plugin in firtool pipeline☆9Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆18Updated last week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- Lower chisel memories to SRAM macros☆12Updated last year