jiegec / fpu-wrappersLinks
Wrappers for open source FPU hardware implementations.
☆31Updated last year
Alternatives and similar repositories for fpu-wrappers
Users that are interested in fpu-wrappers are comparing it to the libraries listed below
Sorting:
- ☆33Updated 2 months ago
- Chisel Cheatsheet☆33Updated 2 years ago
- The 'missing header' for Chisel☆20Updated 2 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- Open-source non-blocking L2 cache☆43Updated this week
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- Run Rocket Chip on VCU128☆30Updated 6 months ago
- ☆61Updated last week
- Open source high performance IEEE-754 floating unit☆72Updated last year
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆29Updated 2 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆36Updated this week
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆39Updated last year
- A Rocket-based RISC-V superscalar in-order core☆33Updated last month
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆31Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 3 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆17Updated 3 weeks ago
- chipyard in mill :P☆78Updated last year
- Intel Compiler for SystemC☆23Updated 2 years ago
- A libgloss replacement for RISC-V that supports HTIF☆37Updated last year
- ☆17Updated 3 years ago
- A prototype GUI for chisel-development☆52Updated 4 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆18Updated 6 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆15Updated 6 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆26Updated 4 months ago
- ☆30Updated 5 months ago