Wrappers for open source FPU hardware implementations.
☆37Nov 27, 2025Updated 6 months ago
Alternatives and similar repositories for fpu-wrappers
Users that are interested in fpu-wrappers are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 8 months ago
- List of SpinalHDL projects, libraries, and learning resources.☆29Jan 6, 2026Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆46Apr 2, 2025Updated last year
- ☆15May 20, 2026Updated last week
- Open-source non-blocking L2 cache☆60Updated this week
- Posit Arithmetic Cores generated with FloPoCo☆29May 8, 2026Updated 2 weeks ago
- ☆379Sep 12, 2025Updated 8 months ago
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 5 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A DAG processor and compiler for a tree-based spatial datapath.☆16Aug 24, 2022Updated 3 years ago
- ☆35Mar 20, 2025Updated last year
- A hand-written recursive decent Verilog parser.☆10May 7, 2026Updated 2 weeks ago
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated 3 months ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- Binary translation in Rust☆12Jun 22, 2020Updated 5 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆12Feb 16, 2019Updated 7 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- Intel Compiler for SystemC☆29Jun 1, 2023Updated 2 years ago
- HDMI core in Chisel HDL☆54Mar 8, 2024Updated 2 years ago
- Models of finite automata (DFA, NFA) with support of common operations and easily readable creation of objects☆14Feb 4, 2019Updated 7 years ago
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- Verilog Configurable Cache☆198Updated this week
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 7 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆21Jul 18, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆12Feb 15, 2024Updated 2 years ago
- Open-source high-performance non-blocking cache☆96Apr 16, 2026Updated last month
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆56Jan 20, 2026Updated 4 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆82Apr 28, 2026Updated 3 weeks ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 6 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 4 years ago