Opensource DDR3 Controller
☆437Jan 18, 2026Updated 4 months ago
Alternatives and similar repositories for UberDDR3
Users that are interested in UberDDR3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A DDR3 memory controller in Verilog for various FPGAs☆595Oct 10, 2021Updated 4 years ago
- 10Gb Ethernet Switch☆264Oct 16, 2025Updated 7 months ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆376Mar 15, 2026Updated 2 months ago
- Small footprint and configurable DRAM core☆502May 12, 2026Updated last week
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆82Dec 1, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆212Updated this week
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆89Apr 8, 2024Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆80May 12, 2026Updated last week
- Common SystemVerilog components☆751Updated this week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆189Mar 10, 2024Updated 2 years ago
- My notes for DDR3 SDRAM controller☆53Feb 23, 2023Updated 3 years ago
- Verilog PCI express components☆1,602Apr 26, 2024Updated 2 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆768May 12, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆894Dec 6, 2024Updated last year
- A simple DDR3 memory controller☆64Jan 9, 2023Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,581May 15, 2026Updated last week
- Verilog AXI components for FPGA implementation☆2,052Feb 27, 2025Updated last year
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated last week
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆30Feb 2, 2026Updated 3 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated 2 years ago
- Artix7 SOM☆20Sep 9, 2024Updated last year
- Bus bridges and other odds and ends☆669Mar 10, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Interfaz directa con teclados USB en Verilog con control de los Leds de teclado y conversión a PS/2.☆18Feb 26, 2022Updated 4 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆210Sep 15, 2023Updated 2 years ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆766Jan 28, 2026Updated 3 months ago
- Send video/audio over HDMI on an FPGA☆1,268Feb 3, 2024Updated 2 years ago
- Code generation tool for control and status registers☆455Apr 19, 2026Updated last month
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated 8 months ago
- Verilog Ethernet components for FPGA implementation☆2,965Feb 27, 2025Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆76Updated this week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆452Feb 13, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V XV6/Linux SoC, marchID: 0x2b☆1,085Mar 3, 2026Updated 2 months ago
- Verilog AXI stream components for FPGA implementation☆893Feb 27, 2025Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆103Mar 23, 2026Updated 2 months ago
- Verilog SDRAM memory controller☆368May 13, 2017Updated 9 years ago
- 3-stage RV32IMACZb* processor with debug☆1,052Apr 23, 2026Updated last month
- Demo projects for various Kintex FPGA boards☆69Feb 28, 2026Updated 2 months ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆30Jul 10, 2024Updated last year