AngeloJacobo / UberDDR3Links
Opensource DDR3 Controller
☆389Updated 4 months ago
Alternatives and similar repositories for UberDDR3
Users that are interested in UberDDR3 are comparing it to the libraries listed below
Sorting:
- A DDR3 memory controller in Verilog for various FPGAs☆525Updated 4 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆428Updated last week
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆325Updated last week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆387Updated last month
- Bus bridges and other odds and ends☆595Updated 6 months ago
- Verilog UART☆183Updated 12 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆119Updated 10 years ago
- AXI interface modules for Cocotb☆294Updated 3 weeks ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆275Updated 5 years ago
- Common SystemVerilog components☆665Updated last month
- A simple, basic, formally verified UART controller☆311Updated last year
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 2 years ago
- SystemVerilog to Verilog conversion☆670Updated 4 months ago
- Basic RISC-V Test SoC☆153Updated 6 years ago
- Verilog SDRAM memory controller☆349Updated 8 years ago
- High throughput JPEG decoder in Verilog for FPGA☆243Updated 3 years ago
- Verilog digital signal processing components☆157Updated 2 years ago
- SPI Slave for FPGA in Verilog and VHDL☆214Updated last year
- Verilog UART☆506Updated 8 months ago
- A simple implementation of a UART modem in Verilog.☆157Updated 3 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 8 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆185Updated this week
- lowRISC Style Guides☆461Updated 4 months ago
- Waveform Viewer Extension for VScode☆280Updated this week
- VeeR EL2 Core☆299Updated 2 weeks ago
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- Fabric generator and CAD tools.☆197Updated last week
- A huge VHDL library for FPGA and digital ASIC development☆403Updated this week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- WISHBONE SD Card Controller IP Core☆128Updated 3 years ago