Alternatives and similar repositories for UberDDR3

Users that are interested in UberDDR3 are comparing it to the libraries listed below

• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆467Updated 3 years ago
• ZipCPU / sdspi
  SD-Card controller, using either SPI, SDIO, or eMMC interfaces
  ☆286Updated last month
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆560Updated last month
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆236Updated this week
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆349Updated last year
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆623Updated this week
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆269Updated 4 years ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆261Updated last year
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆231Updated 2 years ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆497Updated 3 months ago
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆269Updated 3 months ago
• jamieiles / uart
  Verilog UART
  ☆165Updated 11 years ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆303Updated last year
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆139Updated 2 years ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆320Updated 5 months ago
• pulp-platform / FlooNoC
  A Fast, Low-Overhead On-chip Network
  ☆207Updated this week
• ultraembedded / core_sdram_axi4
  SDRAM controller with AXI4 interface
  ☆93Updated 5 years ago
• hamsternz / DisplayPort_Verilog
  A Verilog implementation of DisplayPort protocol for FPGAs
  ☆249Updated 6 years ago
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆125Updated 6 years ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆384Updated this week
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆214Updated 4 years ago
• SpinalHDL / NaxRiscv
  ☆288Updated 2 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆429Updated last month
• ben-marshall / uart
  A simple implementation of a UART modem in Verilog.
  ☆134Updated 3 years ago
• dpretet / axi-crossbar
  An AXI4 crossbar implementation in SystemVerilog
  ☆154Updated 2 weeks ago
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆136Updated 11 months ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆414Updated last week
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆168Updated last week
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆159Updated last week
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆332Updated 8 years ago