Opensource DDR3 Controller
☆418Jan 18, 2026Updated last month
Alternatives and similar repositories for UberDDR3
Users that are interested in UberDDR3 are comparing it to the libraries listed below
Sorting:
- A DDR3 memory controller in Verilog for various FPGAs☆569Oct 10, 2021Updated 4 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆356Oct 18, 2025Updated 4 months ago
- 10Gb Ethernet Switch☆255Oct 16, 2025Updated 4 months ago
- Small footprint and configurable DRAM core☆475Feb 19, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆197Updated this week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆79Dec 1, 2022Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Common SystemVerilog components☆713Updated this week
- Verilog PCI express components☆1,541Apr 26, 2024Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆87Apr 8, 2024Updated last year
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆638Updated this week
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆865Dec 6, 2024Updated last year
- Generic Register Interface (contains various adapters)☆136Feb 24, 2026Updated last week
- My notes for DDR3 SDRAM controller☆43Feb 23, 2023Updated 3 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆27Feb 2, 2026Updated last month
- A simple DDR3 memory controller☆61Jan 9, 2023Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- Verilog AXI components for FPGA implementation☆1,965Feb 27, 2025Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆60Feb 23, 2026Updated last week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆424Feb 13, 2026Updated 2 weeks ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆752Jan 28, 2026Updated last month
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated 6 months ago
- 3-stage RV32IMACZb* processor with debug☆1,010Dec 14, 2025Updated 2 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- Code generation tool for control and status registers☆448Jan 7, 2026Updated last month
- RISC-V XV6/Linux SoC, marchID: 0x2b☆1,066Feb 7, 2026Updated 3 weeks ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆40Jun 19, 2024Updated last year
- Artix7 SOM☆18Sep 9, 2024Updated last year
- Verilog SDRAM memory controller☆360May 13, 2017Updated 8 years ago
- Universal Memory Interface (UMI)☆157Feb 20, 2026Updated last week
- FPGA based microcomputer sandbox for software and RTL experimentation☆77Updated this week
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 3 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Bus bridges and other odds and ends☆644Apr 14, 2025Updated 10 months ago
- Send video/audio over HDMI on an FPGA☆1,254Feb 3, 2024Updated 2 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆203Sep 15, 2023Updated 2 years ago