AngeloJacobo / UberDDR3Links
Opensource DDR3 Controller
☆371Updated last month
Alternatives and similar repositories for UberDDR3
Users that are interested in UberDDR3 are comparing it to the libraries listed below
Sorting:
- A DDR3 memory controller in Verilog for various FPGAs☆497Updated 3 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆328Updated last month
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆304Updated 3 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆359Updated last year
- Bus bridges and other odds and ends☆576Updated 3 months ago
- Verilog UART☆177Updated 12 years ago
- A simple, basic, formally verified UART controller☆307Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆272Updated 5 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆107Updated 9 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆233Updated 2 years ago
- Verilog SDRAM memory controller☆337Updated 8 years ago
- AXI interface modules for Cocotb☆276Updated last year
- A simple implementation of a UART modem in Verilog.☆148Updated 3 years ago
- Common SystemVerilog components☆642Updated last week
- Verilog UART☆497Updated 5 months ago
- SPI Slave for FPGA in Verilog and VHDL☆207Updated last year
- High throughput JPEG decoder in Verilog for FPGA☆235Updated 3 years ago
- SystemVerilog to Verilog conversion☆653Updated last month
- SPI Master for FPGA - VHDL and Verilog☆297Updated last year
- Basic RISC-V Test SoC☆138Updated 6 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆174Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆516Updated 5 months ago
- Small footprint and configurable DRAM core☆431Updated last month
- Fully parametrizable combinatorial parallel LFSR/CRC module☆152Updated 5 months ago
- Verilog digital signal processing components☆146Updated 2 years ago
- A huge VHDL library for FPGA and digital ASIC development☆393Updated last week
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆281Updated 4 years ago
- lowRISC Style Guides☆445Updated last month
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 4 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆321Updated 7 months ago