Alternatives and similar repositories for UberDDR3

Users that are interested in UberDDR3 are comparing it to the libraries listed below

• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆505Updated 3 years ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆345Updated 2 weeks ago
• ZipCPU / sdspi
  SD-Card controller, using either SPI, SDIO, or eMMC interfaces
  ☆308Updated 4 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆582Updated 4 months ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆367Updated last year
• jamieiles / uart
  Verilog UART
  ☆178Updated 12 years ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆309Updated last year
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆276Updated last year
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆274Updated 5 years ago
• klyone / opencores-ip
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆111Updated 9 years ago
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆236Updated 2 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆649Updated last week
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆339Updated 8 years ago
• ben-marshall / uart
  A simple implementation of a UART modem in Verilog.
  ☆151Updated 3 years ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆659Updated 2 months ago
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆140Updated 6 years ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆150Updated 2 years ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆175Updated this week
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆287Updated 6 months ago
• ultraembedded / core_jpeg
  High throughput JPEG decoder in Verilog for FPGA
  ☆240Updated 3 years ago
• SpinalHDL / NaxRiscv
  ☆294Updated 2 weeks ago
• hamsternz / DisplayPort_Verilog
  A Verilog implementation of DisplayPort protocol for FPGAs
  ☆255Updated 6 years ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆393Updated this week
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆433Updated last month
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆525Updated 2 weeks ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆193Updated 3 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆503Updated 5 months ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆439Updated 3 months ago
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆217Updated 5 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆450Updated 2 months ago