Alternatives and similar repositories for UberDDR3

Users that are interested in UberDDR3 are comparing it to the libraries listed below

• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆555Updated 4 years ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆587Updated last week
• ZipCPU / sdspi
  SD-Card controller, using either SPI, SDIO, or eMMC interfaces
  ☆351Updated 3 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆631Updated 9 months ago
• jamieiles / uart
  Verilog UART
  ☆191Updated 12 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆414Updated 4 months ago
• klyone / opencores-ip
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆131Updated 10 years ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆321Updated 2 years ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆284Updated 5 years ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆308Updated 3 months ago
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆355Updated 8 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆700Updated last month
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆170Updated 6 years ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆696Updated 2 months ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆464Updated 2 weeks ago
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆236Updated 3 years ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆169Updated 3 years ago
• ultraembedded / core_jpeg
  High throughput JPEG decoder in Verilog for FPGA
  ☆253Updated 3 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆476Updated 2 months ago
• ben-marshall / uart
  A simple implementation of a UART modem in Verilog.
  ☆172Updated 4 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆532Updated 11 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆679Updated 11 months ago
• ultraembedded / FPGAmp
  720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)
  ☆292Updated 5 years ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆561Updated 3 months ago
• pulp-platform / cheshire
  A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
  ☆316Updated last week
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆322Updated 2 years ago
• hamsternz / DisplayPort_Verilog
  A Verilog implementation of DisplayPort protocol for FPGAs
  ☆265Updated 6 years ago
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆223Updated 5 years ago
• aignacio / ravenoc
  RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
  ☆186Updated last year
• Lramseyer / vaporview
  Waveform Viewer Extension for VScode
  ☆307Updated this week