Opensource DDR3 Controller
☆457Jun 12, 2026Updated 3 weeks ago
Alternatives and similar repositories for UberDDR3
Users that are interested in UberDDR3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A DDR3 memory controller in Verilog for various FPGAs☆605Oct 10, 2021Updated 4 years ago
- 10Gb Ethernet Switch☆266Jun 26, 2026Updated last week
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆389Mar 15, 2026Updated 3 months ago
- Small footprint and configurable DRAM core☆520Jun 22, 2026Updated last week
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆82Dec 1, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆222Jun 26, 2026Updated last week
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆91Apr 8, 2024Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆81Updated this week
- Common SystemVerilog components☆762Jun 26, 2026Updated last week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆191Mar 10, 2024Updated 2 years ago
- My notes for DDR3 SDRAM controller☆54Feb 23, 2023Updated 3 years ago
- Verilog PCI express components☆1,615Apr 26, 2024Updated 2 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆817Jun 12, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆906Dec 6, 2024Updated last year
- A simple DDR3 memory controller☆66Jan 9, 2023Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Jun 26, 2026Updated last week
- Verilog AXI components for FPGA implementation☆2,082Feb 27, 2025Updated last year
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated last month
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆32Feb 2, 2026Updated 5 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated 2 years ago
- Artix7 SOM☆20Sep 9, 2024Updated last year
- Bus bridges and other odds and ends☆683Jun 2, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Interfaz directa con teclados USB en Verilog con control de los Leds de teclado y conversión a PS/2.☆18Feb 26, 2022Updated 4 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆217Sep 15, 2023Updated 2 years ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆779Jan 28, 2026Updated 5 months ago
- Send video/audio over HDMI on an FPGA☆1,276Feb 3, 2024Updated 2 years ago
- Code generation tool for control and status registers☆461Updated this week
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated 10 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆123Updated this week
- Verilog Ethernet components for FPGA implementation☆3,008Feb 27, 2025Updated last year
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆462Feb 13, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34☆1,095May 29, 2026Updated last month
- Verilog AXI stream components for FPGA implementation☆898Feb 27, 2025Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆112Mar 23, 2026Updated 3 months ago
- Verilog SDRAM memory controller☆373May 13, 2017Updated 9 years ago
- 3-stage RV32IMACZb* processor with debug☆1,063Apr 23, 2026Updated 2 months ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆30Jul 10, 2024Updated last year
- 32-bit Superscalar RISC-V CPU☆1,270Sep 18, 2021Updated 4 years ago