Opensource DDR3 Controller
☆497Sep 12, 2026Updated last month
Alternatives and similar repositories for UberDDR3
Users that are interested in UberDDR3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A DDR3 memory controller in Verilog for various FPGAs☆644Oct 10, 2021Updated 5 years ago
- My notes for DDR3 SDRAM controller☆57Feb 23, 2023Updated 3 years ago
- Small footprint and configurable DRAM core☆568Updated this week
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆1,001Aug 28, 2026Updated 2 months ago
- 10Gb Ethernet Switch☆279Sep 17, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆85Dec 1, 2022Updated 3 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆423Aug 10, 2026Updated 2 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆94Apr 8, 2024Updated 2 years ago
- Common SystemVerilog components☆812Sep 18, 2026Updated last month
- Verilog AXI components for FPGA implementation☆2,167Feb 27, 2025Updated last year
- Verilog PCI express components☆1,676Apr 26, 2024Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,742Updated this week
- A simple DDR3 memory controller☆68Aug 20, 2026Updated 2 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆252Oct 26, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆84Feb 4, 2021Updated 5 years ago
- Send video/audio over HDMI on an FPGA☆1,308Jul 13, 2026Updated 3 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆497Oct 17, 2026Updated 2 weeks ago
- Bus bridges and other odds and ends☆714Sep 11, 2026Updated last month
- FPGA based microcomputer sandbox for software and RTL experimentation☆86Updated this week
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 8 months ago
- Verilog Ethernet components for FPGA implementation☆3,143Feb 27, 2025Updated last year
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆934Dec 6, 2024Updated last year
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆223Sep 15, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Build your hardware, easily!☆4,186Updated this week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆194Mar 10, 2024Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆98Feb 28, 2018Updated 8 years ago
- An Open-source FPGA IP Generator☆1,166Updated this week
- 32-bit Superscalar RISC-V CPU☆1,327Sep 18, 2021Updated 5 years ago
- Small footprint and configurable PCIe core☆740Updated this week
- Verilog HDL implementation of SDRAM controller and SDRAM model☆51Jun 19, 2024Updated 2 years ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆86Aug 10, 2026Updated 2 months ago
- Verilog SDRAM memory controller☆388May 13, 2017Updated 9 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 2 months ago
- Universal utility for programming FPGA☆1,781Updated this week
- Code generation tool for control and status registers☆476Sep 11, 2026Updated last month
- A simple, basic, formally verified UART controller☆356Jan 29, 2024Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆121Oct 5, 2026Updated 3 weeks ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆115Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆800Jan 28, 2026Updated 9 months ago