Alternatives and similar repositories for UberDDR3

Users that are interested in UberDDR3 are comparing it to the libraries listed below

• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆528Updated 4 years ago
• ZipCPU / sdspi
  SD-Card controller, using either SPI, SDIO, or eMMC interfaces
  ☆328Updated 3 weeks ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆459Updated last week
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆388Updated 2 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆603Updated 7 months ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆314Updated last year
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆235Updated 3 years ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆277Updated 5 years ago
• jamieiles / uart
  Verilog UART
  ☆186Updated 12 years ago
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆159Updated 6 years ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆297Updated last month
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆159Updated 3 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆672Updated 2 weeks ago
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆350Updated 8 years ago
• ultraembedded / core_jpeg
  High throughput JPEG decoder in Verilog for FPGA
  ☆245Updated 3 years ago
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆304Updated 9 months ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆456Updated 3 weeks ago
• klyone / opencores-ip
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆122Updated 10 years ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆673Updated 2 weeks ago
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆214Updated last year
• hamsternz / DisplayPort_Verilog
  A Verilog implementation of DisplayPort protocol for FPGAs
  ☆260Updated 6 years ago
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆218Updated 5 years ago
• ultraembedded / FPGAmp
  720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)
  ☆285Updated 4 years ago
• pulp-platform / cheshire
  A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
  ☆296Updated this week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆463Updated last week
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆542Updated 3 weeks ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆196Updated 3 years ago
• aignacio / ravenoc
  RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
  ☆181Updated 11 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆217Updated 8 months ago
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆190Updated this week