Opensource DDR3 Controller
☆425Jan 18, 2026Updated 2 months ago
Alternatives and similar repositories for UberDDR3
Users that are interested in UberDDR3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A DDR3 memory controller in Verilog for various FPGAs☆585Oct 10, 2021Updated 4 years ago
- 10Gb Ethernet Switch☆262Oct 16, 2025Updated 5 months ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆365Mar 15, 2026Updated 3 weeks ago
- Small footprint and configurable DRAM core☆486Apr 7, 2026Updated last week
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆80Dec 1, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated last month
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆89Apr 8, 2024Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆78Apr 6, 2026Updated last week
- Common SystemVerilog components☆733Updated this week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated 2 years ago
- My notes for DDR3 SDRAM controller☆45Feb 23, 2023Updated 3 years ago
- Verilog PCI express components☆1,568Apr 26, 2024Updated last year
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆704Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆873Dec 6, 2024Updated last year
- A simple DDR3 memory controller☆63Jan 9, 2023Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,546Updated this week
- Verilog AXI components for FPGA implementation☆2,010Feb 27, 2025Updated last year
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated last month
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆27Feb 2, 2026Updated 2 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- Artix7 SOM☆19Sep 9, 2024Updated last year
- Bus bridges and other odds and ends☆660Mar 10, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Interfaz directa con teclados USB en Verilog con control de los Leds de teclado y conversión a PS/2.☆18Feb 26, 2022Updated 4 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆210Sep 15, 2023Updated 2 years ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆761Jan 28, 2026Updated 2 months ago
- Send video/audio over HDMI on an FPGA☆1,261Feb 3, 2024Updated 2 years ago
- Code generation tool for control and status registers☆452Apr 2, 2026Updated last week
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆94Mar 23, 2026Updated 3 weeks ago
- Verilog Ethernet components for FPGA implementation☆2,917Feb 27, 2025Updated last year
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated 7 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆437Feb 13, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Python package for generating HDL wrappers and top modules for HDL sources☆70Apr 7, 2026Updated last week
- Verilog AXI stream components for FPGA implementation☆881Feb 27, 2025Updated last year
- RISC-V XV6/Linux SoC, marchID: 0x2b☆1,077Mar 3, 2026Updated last month
- 3-stage RV32IMACZb* processor with debug☆1,030Updated this week
- Verilog SDRAM memory controller☆364May 13, 2017Updated 8 years ago
- Demo projects for various Kintex FPGA boards☆66Feb 28, 2026Updated last month
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Jul 10, 2024Updated last year