Opensource DDR3 Controller
☆470Jun 12, 2026Updated 2 months ago
Alternatives and similar repositories for UberDDR3
Users that are interested in UberDDR3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A DDR3 memory controller in Verilog for various FPGAs☆623Oct 10, 2021Updated 4 years ago
- My notes for DDR3 SDRAM controller☆56Feb 23, 2023Updated 3 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆398Updated this week
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆883Updated this week
- 10Gb Ethernet Switch☆269Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Small footprint and configurable DRAM core☆533Aug 6, 2026Updated last week
- Common SystemVerilog components☆781Updated this week
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆84Dec 1, 2022Updated 3 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆227Updated this week
- Verilog AXI components for FPGA implementation☆2,110Feb 27, 2025Updated last year
- Verilog PCI express components☆1,642Apr 26, 2024Updated 2 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆82Updated this week
- A simple DDR3 memory controller☆67Jan 9, 2023Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,652Aug 5, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆93Apr 8, 2024Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆113Aug 3, 2026Updated last week
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆916Dec 6, 2024Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆193Mar 10, 2024Updated 2 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆34Feb 2, 2026Updated 6 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆472Feb 13, 2026Updated 6 months ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆47Jun 19, 2024Updated 2 years ago
- Send video/audio over HDMI on an FPGA☆1,288Jul 13, 2026Updated last month
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Verilog Ethernet components for FPGA implementation☆3,062Feb 27, 2025Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆97Feb 28, 2018Updated 8 years ago
- Bus bridges and other odds and ends☆694Jun 2, 2026Updated 2 months ago
- Experimental flows using nextpnr for Xilinx devices☆70Updated this week
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆78Jul 11, 2026Updated last month
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated last week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆264Updated this week
- Verilog SDRAM memory controller☆378May 13, 2017Updated 9 years ago
- 32-bit Superscalar RISC-V CPU☆1,288Sep 18, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Open Logic FPGA Standard Library☆997Jul 31, 2026Updated last week
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated 11 months ago
- Universal utility for programming FPGA☆1,705Updated this week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated 2 years ago
- Small footprint and configurable PCIe core☆718Updated this week
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆220Sep 15, 2023Updated 2 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆357Updated this week