Opensource DDR3 Controller
☆471Jun 12, 2026Updated 2 months ago
Alternatives and similar repositories for UberDDR3
Users that are interested in UberDDR3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A DDR3 memory controller in Verilog for various FPGAs☆627Oct 10, 2021Updated 4 years ago
- My notes for DDR3 SDRAM controller☆57Feb 23, 2023Updated 3 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆404Aug 10, 2026Updated 3 weeks ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆916Updated this week
- 10Gb Ethernet Switch☆274Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Small footprint and configurable DRAM core☆542Aug 6, 2026Updated 3 weeks ago
- Common SystemVerilog components☆792Aug 21, 2026Updated last week
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆84Dec 1, 2022Updated 3 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆236Updated this week
- Verilog AXI components for FPGA implementation☆2,125Feb 27, 2025Updated last year
- Verilog PCI express components☆1,652Apr 26, 2024Updated 2 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆85Updated this week
- A simple DDR3 memory controller☆67Aug 20, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,675Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆93Apr 8, 2024Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆116Updated this week
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆919Dec 6, 2024Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆193Mar 10, 2024Updated 2 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 7 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆477Feb 13, 2026Updated 6 months ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆49Jun 19, 2024Updated 2 years ago
- Send video/audio over HDMI on an FPGA☆1,290Jul 13, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog Ethernet components for FPGA implementation☆3,078Feb 27, 2025Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆97Feb 28, 2018Updated 8 years ago
- Bus bridges and other odds and ends☆699Jun 2, 2026Updated 2 months ago
- Experimental flows using nextpnr for Xilinx devices☆71Updated this week
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆82Jul 11, 2026Updated last month
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 3 weeks ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆270Updated this week
- Verilog SDRAM memory controller☆379May 13, 2017Updated 9 years ago
- 32-bit Superscalar RISC-V CPU☆1,297Sep 18, 2021Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Open Logic FPGA Standard Library☆1,009Aug 25, 2026Updated last week
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated last year
- Universal utility for programming FPGA☆1,719Aug 26, 2026Updated last week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated 2 years ago
- Small footprint and configurable PCIe core☆724Updated this week
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆222Sep 15, 2023Updated 2 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆365Updated this week