erihsu / INT_FP_MACLinks
INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.
☆104Updated 5 years ago
Alternatives and similar repositories for INT_FP_MAC
Users that are interested in INT_FP_MAC are comparing it to the libraries listed below
Sorting:
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆169Updated 5 years ago
- IC implementation of TPU☆132Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- ☆36Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆227Updated 2 years ago
- IC implementation of Systolic Array for TPU☆280Updated 11 months ago
- ☆118Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆81Updated 2 years ago
- ☆42Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆109Updated 2 months ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- AXI总线连接器☆104Updated 5 years ago
- 3×3脉动阵列乘法器☆46Updated 6 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆152Updated 7 months ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆52Updated 8 years ago
- ☆66Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆91Updated 6 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆113Updated 7 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last month
- Verilog implementation of Softmax function☆70Updated 3 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆163Updated last year
- Mirror of william_william/uvm-mcdf on Gitee☆27Updated 2 years ago