INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.
☆117Sep 27, 2020Updated 5 years ago
Alternatives and similar repositories for INT_FP_MAC
Users that are interested in INT_FP_MAC are comparing it to the libraries listed below
Sorting:
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Aug 3, 2023Updated 2 years ago
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆11Aug 21, 2023Updated 2 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- ViTALiTy (HPCA'23) Code Repository☆23Mar 13, 2023Updated 2 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- emuMonitor is a tool for "palladium" and "zebu" usage information data-collection, data-analysis and data-display.☆14Nov 19, 2024Updated last year
- IC implementation of Systolic Array for TPU☆339Oct 21, 2024Updated last year
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- ☆13Jul 2, 2016Updated 9 years ago
- synthesiseable ieee 754 floating point library in verilog☆721Mar 13, 2023Updated 2 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- ☆38Oct 21, 2025Updated 4 months ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆25Jul 17, 2025Updated 7 months ago
- ☆58Feb 18, 2019Updated 7 years ago
- ☆18Aug 26, 2016Updated 9 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆58Nov 22, 2023Updated 2 years ago
- An extention of pytorch for low precision training / inference☆10Aug 28, 2023Updated 2 years ago
- An almost empty chisel project as a starting point for hardware design☆35Jan 27, 2025Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- ☆21Feb 20, 2026Updated last week
- matrix-coprocessor for RISC-V☆30Updated this week
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 6 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Verilog bit slicing for python☆10May 13, 2021Updated 4 years ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆182Dec 14, 2019Updated 6 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆159May 10, 2025Updated 9 months ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated last year
- TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xi…☆26Mar 24, 2025Updated 11 months ago
- Superscalar Out-of-Order NPU Design on FPGA☆11May 17, 2024Updated last year