erihsu / INT_FP_MACLinks
INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.
☆104Updated 4 years ago
Alternatives and similar repositories for INT_FP_MAC
Users that are interested in INT_FP_MAC are comparing it to the libraries listed below
Sorting:
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- ☆113Updated 5 years ago
- ☆43Updated 4 years ago
- IC implementation of TPU☆128Updated 5 years ago
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated last month
- An AXI4 crossbar implementation in SystemVerilog☆169Updated this week
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- IC implementation of Systolic Array for TPU☆269Updated 10 months ago
- ☆34Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated last year
- Verilog implementation of Softmax function☆67Updated 3 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- AXI DMA 32 / 64 bits☆119Updated 11 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆108Updated 6 months ago
- ☆60Updated 2 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆89Updated 6 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 8 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆58Updated 4 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- ☆65Updated 6 years ago
- AXI总线连接器☆103Updated 5 years ago