erihsu / INT_FP_MACLinks
INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.
☆103Updated 4 years ago
Alternatives and similar repositories for INT_FP_MAC
Users that are interested in INT_FP_MAC are comparing it to the libraries listed below
Sorting:
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆159Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 3 weeks ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- ☆33Updated 6 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- AXI总线连接器☆97Updated 5 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆125Updated 7 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- ☆158Updated last month
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆85Updated 6 years ago
- ☆111Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- ☆39Updated 4 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- FFT generator using Chisel☆59Updated 3 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆19Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- IC implementation of TPU☆125Updated 5 years ago
- Verilog implementation of Softmax function☆66Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆48Updated 9 months ago
- eyeriss-chisel3☆40Updated 3 years ago