IEEE 754 floating point unit in Verilog
☆150May 20, 2016Updated 10 years ago
Alternatives and similar repositories for FPU
Users that are interested in FPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- synthesiseable ieee 754 floating point library in verilog☆742Mar 13, 2023Updated 3 years ago
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆70Aug 10, 2024Updated last year
- Basic floating-point components for RISC-V processors☆69Dec 4, 2019Updated 6 years ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- zero-riscy CPU Core☆19Jun 10, 2018Updated 7 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 7 years ago
- double_fpu_verilog☆21Jul 17, 2014Updated 11 years ago
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆12Sep 2, 2016Updated 9 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆82Apr 28, 2026Updated 3 weeks ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆84Aug 3, 2023Updated 2 years ago
- Mathematical Functions in Verilog☆98Mar 7, 2021Updated 5 years ago
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆14Jun 13, 2021Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆169May 10, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An HBM FPGA based SpMV Accelerator☆18Aug 29, 2024Updated last year
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- ☆63Feb 18, 2019Updated 7 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆149Jul 17, 2022Updated 3 years ago
- vector accelerating unit☆35Dec 1, 2020Updated 5 years ago
- A pipelined RISC-V processor☆64Dec 1, 2023Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆603May 7, 2026Updated 2 weeks ago
- ☆11Jan 9, 2021Updated 5 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An extention of pytorch for low precision training / inference☆10Aug 28, 2023Updated 2 years ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated 2 years ago
- Interface Protocol in Verilog☆51Aug 2, 2019Updated 6 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated last year
- A DSL for Systolic Arrays☆86Dec 14, 2018Updated 7 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆99Apr 30, 2019Updated 7 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆199Dec 15, 2017Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- mor1kx - an OpenRISC 1000 processor IP core☆583Aug 21, 2025Updated 9 months ago
- KiCad design for a minimig compatible board for the QM_XC7A100T_DDR3 board.☆24Mar 26, 2023Updated 3 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 6 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆13Jan 3, 2022Updated 4 years ago
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆14Nov 19, 2023Updated 2 years ago