IEEE 754 floating point unit in Verilog
☆149May 20, 2016Updated 9 years ago
Alternatives and similar repositories for FPU
Users that are interested in FPU are comparing it to the libraries listed below
Sorting:
- synthesiseable ieee 754 floating point library in verilog☆721Mar 13, 2023Updated 2 years ago
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆69Aug 10, 2024Updated last year
- Basic floating-point components for RISC-V processors☆67Dec 4, 2019Updated 6 years ago
- zero-riscy CPU Core☆18Jun 10, 2018Updated 7 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆81Jan 2, 2026Updated 2 months ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated last year
- Basic floating-point components for RISC-V processors☆11Aug 13, 2017Updated 8 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- double_fpu_verilog☆20Jul 17, 2014Updated 11 years ago
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆11Sep 2, 2016Updated 9 years ago
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆13Jun 13, 2021Updated 4 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆146Jul 17, 2022Updated 3 years ago
- Mathematical Functions in Verilog☆97Mar 7, 2021Updated 4 years ago
- A pipelined RISC-V processor☆63Dec 1, 2023Updated 2 years ago
- High Throughput Image Filters on FPGAs☆14Oct 17, 2017Updated 8 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 7 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Aug 3, 2023Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆159May 10, 2025Updated 9 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆259Nov 6, 2024Updated last year
- A DSL for Systolic Arrays☆83Dec 14, 2018Updated 7 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 5 years ago
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆156Oct 31, 2024Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆571Oct 21, 2025Updated 4 months ago
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- ☆58Feb 18, 2019Updated 7 years ago
- 32-bit Superscalar RISC-V CPU☆1,183Sep 18, 2021Updated 4 years ago
- An extention of pytorch for low precision training / inference☆10Aug 28, 2023Updated 2 years ago
- Interface Protocol in Verilog☆51Aug 2, 2019Updated 6 years ago
- Graphics demos☆111Mar 22, 2024Updated last year
- ☆61Aug 30, 2021Updated 4 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆61Nov 24, 2020Updated 5 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆577Aug 21, 2025Updated 6 months ago
- matrix-coprocessor for RISC-V☆31Feb 27, 2026Updated last week
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- ☆11Jan 9, 2021Updated 5 years ago
- Verilog bit slicing for python☆10May 13, 2021Updated 4 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆16Sep 21, 2025Updated 5 months ago