☆59Feb 18, 2019Updated 7 years ago
Alternatives and similar repositories for fpu
Users that are interested in fpu are comparing it to the libraries listed below
Sorting:
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆27Sep 9, 2025Updated 6 months ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 9 years ago
- Basic floating-point components for RISC-V processors☆68Dec 4, 2019Updated 6 years ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆577Mar 11, 2026Updated last week
- ☆23Oct 8, 2019Updated 6 years ago
- synthesiseable ieee 754 floating point library in verilog☆724Mar 13, 2023Updated 3 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Mar 14, 2026Updated last week
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆14Nov 12, 2025Updated 4 months ago
- CASLab-GPU simulator in SystemC☆11May 29, 2020Updated 5 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- double_fpu_verilog☆21Jul 17, 2014Updated 11 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- ☆13Jan 14, 2021Updated 5 years ago
- ☆22Feb 22, 2020Updated 6 years ago
- ☆368Sep 12, 2025Updated 6 months ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 6 years ago
- ☆11Feb 16, 2019Updated 7 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆18Feb 25, 2026Updated 3 weeks ago
- Simple single-port AXI memory interface☆49Jun 7, 2024Updated last year
- ☆28Jun 13, 2021Updated 4 years ago
- ☆10Jun 11, 2016Updated 9 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆18Nov 12, 2025Updated 4 months ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Mar 9, 2026Updated last week
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- ☆51Jan 9, 2026Updated 2 months ago
- Open source high performance IEEE-754 floating unit☆91Feb 26, 2024Updated 2 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆16Aug 18, 2022Updated 3 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆32Mar 13, 2025Updated last year
- ☆23Mar 15, 2025Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆117Sep 27, 2020Updated 5 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆165Feb 11, 2025Updated last year
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆541Nov 26, 2024Updated last year