☆58Feb 18, 2019Updated 7 years ago
Alternatives and similar repositories for fpu
Users that are interested in fpu are comparing it to the libraries listed below
Sorting:
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆26Sep 9, 2025Updated 5 months ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 8 years ago
- Basic floating-point components for RISC-V processors☆11Aug 13, 2017Updated 8 years ago
- ☆23Oct 8, 2019Updated 6 years ago
- Basic floating-point components for RISC-V processors☆67Dec 4, 2019Updated 6 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 6 years ago
- Simple single-port AXI memory interface☆49Jun 7, 2024Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆18Nov 13, 2025Updated 3 months ago
- synthesiseable ieee 754 floating point library in verilog☆718Mar 13, 2023Updated 2 years ago
- double_fpu_verilog☆20Jul 17, 2014Updated 11 years ago
- ☆22Feb 22, 2020Updated 6 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- CASLab-GPU simulator in SystemC☆11May 29, 2020Updated 5 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Feb 22, 2026Updated last week
- Nuclei AI Library Optimized For RISC-V Vector☆14Oct 15, 2025Updated 4 months ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆13Nov 12, 2025Updated 3 months ago
- ☆28Jun 13, 2021Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- ☆367Sep 12, 2025Updated 5 months ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 4 years ago
- ☆11Feb 16, 2019Updated 7 years ago
- ☆51Jan 9, 2026Updated last month
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆16Aug 18, 2022Updated 3 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- Open source high performance IEEE-754 floating unit☆90Feb 26, 2024Updated 2 years ago
- Open IP in Hardware Description Language.☆29Sep 4, 2023Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆162Feb 11, 2025Updated last year
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆542Nov 26, 2024Updated last year
- commit rtl and build cosim env☆15Feb 15, 2024Updated 2 years ago
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆13Jan 3, 2022Updated 4 years ago
- ☆14Jul 5, 2019Updated 6 years ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 2 months ago
- RISC-V Integrated Matrix Development Repository☆21Updated this week
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago