☆62Feb 18, 2019Updated 7 years ago
Alternatives and similar repositories for fpu
Users that are interested in fpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆28Jul 27, 2026Updated last month
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- Basic floating-point components for RISC-V processors☆69Dec 4, 2019Updated 6 years ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 9 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆638Updated this week
- ☆26Oct 8, 2019Updated 6 years ago
- synthesiseable ieee 754 floating point library in verilog☆757Mar 13, 2023Updated 3 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆15Sep 7, 2026Updated last week
- CASLab-GPU simulator in SystemC☆11May 29, 2020Updated 6 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- 简单的未优化的SRT除法器☆13Jun 16, 2024Updated 2 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆13Jan 14, 2021Updated 5 years ago
- double_fpu_verilog☆21Jul 17, 2014Updated 12 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- ☆10Jun 11, 2016Updated 10 years ago
- ☆23Feb 22, 2020Updated 6 years ago
- ☆12Feb 16, 2019Updated 7 years ago
- ☆393Aug 19, 2026Updated last month
- ☆31Jun 13, 2021Updated 5 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆75Aug 10, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,291Aug 26, 2026Updated 3 weeks ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆17Nov 12, 2025Updated 10 months ago
- Simple single-port AXI memory interface☆51Jun 7, 2024Updated 2 years ago
- ☆54Jan 9, 2026Updated 8 months ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 9 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆59May 10, 2021Updated 5 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆33Mar 13, 2025Updated last year
- ☆23Mar 15, 2025Updated last year
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Aug 9, 2026Updated last month
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆125Apr 3, 2026Updated 5 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆188Apr 1, 2026Updated 5 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆569Nov 26, 2024Updated last year
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Hardware Description Language Translator☆17Aug 7, 2026Updated last month