pulp-platform / fpuLinks
☆50Updated 6 years ago
Alternatives and similar repositories for fpu
Users that are interested in fpu are comparing it to the libraries listed below
Sorting:
- ☆34Updated 6 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated this week
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- ☆47Updated 2 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- ☆65Updated 6 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Pure digital components of a UCIe controller☆63Updated this week
- ☆29Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- Advanced Architecture Labs with CVA6☆62Updated last year
- ☆59Updated 4 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- ☆75Updated 10 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- Project repo for the POSH on-chip network generator☆46Updated 3 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆84Updated this week
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- ☆42Updated 3 years ago
- ☆66Updated 3 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆22Updated last year