pulp-platform / fpuLinks
☆56Updated 6 years ago
Alternatives and similar repositories for fpu
Users that are interested in fpu are comparing it to the libraries listed below
Sorting:
- ☆37Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆61Updated last year
- Advanced Architecture Labs with CVA6☆68Updated last year
- ☆29Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- ☆78Updated 11 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆116Updated 8 months ago
- eyeriss-chisel3☆41Updated 3 years ago
- ☆44Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆176Updated last month
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- ☆53Updated 6 months ago
- Pure digital components of a UCIe controller☆74Updated 2 weeks ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- Open IP in Hardware Description Language.☆28Updated 2 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Public release☆56Updated 6 years ago
- ☆65Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- ☆67Updated 4 years ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- Simple single-port AXI memory interface☆46Updated last year