Verilog Ethernet components for FPGA implementation
☆3,144Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-ethernet
Users that are interested in verilog-ethernet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog PCI express components☆1,675Apr 26, 2024Updated 2 years ago
- Verilog AXI components for FPGA implementation☆2,171Feb 27, 2025Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆2,509Jul 5, 2024Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆925Feb 27, 2025Updated last year
- Must-have verilog systemverilog modules☆2,030Mar 12, 2026Updated 7 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆1,010Aug 28, 2026Updated 2 months ago
- HDL libraries and projects☆2,051Updated this week
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆979Oct 21, 2026Updated 2 weeks ago
- Verilog I2C interface for FPGA implementation☆731Feb 27, 2025Updated last year
- Verilog UART☆591Feb 27, 2025Updated last year
- The RIFFA development repository☆884Jun 11, 2024Updated 2 years ago
- Verilog library for ASIC and FPGA designers☆1,439May 8, 2024Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,748Updated this week
- Various HDL (Verilog) IP Cores☆940Jul 1, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated 2 months ago
- cocotb: Python-based chip (RTL) verification☆2,566Updated this week
- Open source FPGA-based NIC and platform for in-network compute☆207May 4, 2024Updated 2 years ago
- Small footprint and configurable PCIe core☆741Updated this week
- Bus bridges and other odds and ends☆714Sep 11, 2026Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,636Oct 12, 2026Updated 3 weeks ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆632Mar 15, 2018Updated 8 years ago
- Build your hardware, easily!☆4,190Updated this week
- A DDR3 memory controller in Verilog for various FPGAs☆646Oct 10, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AXI interface modules for Cocotb☆368Aug 24, 2026Updated 2 months ago
- A small, light weight, RISC CPU soft core☆1,596Sep 16, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,303Oct 13, 2026Updated 3 weeks ago
- PCI express simulation framework for Cocotb☆214Aug 25, 2026Updated 2 months ago
- An Open-source FPGA IP Generator☆1,167Updated this week
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆934Dec 6, 2024Updated last year
- Ethernet interface modules for Cocotb☆83Aug 28, 2026Updated 2 months ago
- Small footprint and configurable Ethernet core☆310Updated this week
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆869Sep 14, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,185Updated this week
- Common SystemVerilog components☆814Sep 18, 2026Updated last month
- Verilog digital signal processing components☆197Oct 30, 2022Updated 4 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆499Oct 17, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆692Oct 28, 2026Updated last week
- 10Gb Ethernet Switch☆279Sep 17, 2026Updated last month
- Send video/audio over HDMI on an FPGA☆1,314Jul 13, 2026Updated 3 months ago