Alternatives and similar repositories for verilog-ethernet

Users that are interested in verilog-ethernet are comparing it to the libraries listed below

• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,460Updated last year
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,868Updated 9 months ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,877Updated 4 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆853Updated last year
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆841Updated 9 months ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,793Updated this week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,363Updated last year
• corundum / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆2,075Updated last year
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,414Updated last week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,161Updated last week
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆847Updated 4 years ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆599Updated 7 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆657Updated 9 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆514Updated 9 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,480Updated 3 months ago
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆875Updated 5 months ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,656Updated 3 months ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,884Updated last week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,367Updated this week
• Digilent / vivado-library
  ☆650Updated 4 months ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,022Updated this week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,174Updated this week
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆722Updated 2 years ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,132Updated 4 years ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,920Updated last month
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,686Updated last week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆609Updated 7 months ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆942Updated last year
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆800Updated last week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,800Updated last year