Verilog Ethernet components for FPGA implementation
☆3,106Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-ethernet
Users that are interested in verilog-ethernet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog PCI express components☆1,663Apr 26, 2024Updated 2 years ago
- Verilog AXI components for FPGA implementation☆2,145Feb 27, 2025Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆2,477Jul 5, 2024Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆918Feb 27, 2025Updated last year
- Must-have verilog systemverilog modules☆2,021Mar 12, 2026Updated 6 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- HDL libraries and projects☆2,020Updated this week
- Verilog UART☆585Feb 27, 2025Updated last year
- Verilog I2C interface for FPGA implementation☆729Feb 27, 2025Updated last year
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆966Aug 3, 2026Updated last month
- The RIFFA development repository☆882Jun 11, 2024Updated 2 years ago
- Verilog library for ASIC and FPGA designers☆1,442May 8, 2024Updated 2 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆953Aug 28, 2026Updated 3 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,706Updated this week
- Various HDL (Verilog) IP Cores☆933Jul 1, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Open source FPGA-based NIC and platform for in-network compute☆208May 4, 2024Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,384Sep 7, 2026Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,522Updated this week
- Bus bridges and other odds and ends☆705Sep 11, 2026Updated 2 weeks ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆630Mar 15, 2018Updated 8 years ago
- Small footprint and configurable PCIe core☆729Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,614Sep 4, 2026Updated 3 weeks ago
- A small, light weight, RISC CPU soft core☆1,587Sep 16, 2026Updated last week
- Build your hardware, easily!☆4,130Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A DDR3 memory controller in Verilog for various FPGAs☆636Oct 10, 2021Updated 4 years ago
- An Open-source FPGA IP Generator☆1,157Updated this week
- AXI interface modules for Cocotb☆362Aug 24, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,277Updated this week
- PCI express simulation framework for Cocotb☆210Aug 25, 2026Updated last month
- Open source FPGA-based NIC and platform for in-network compute☆71Aug 21, 2025Updated last year
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆927Dec 6, 2024Updated last year
- Ethernet interface modules for Cocotb☆82Aug 28, 2026Updated 3 weeks ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆164Feb 27, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Common SystemVerilog components☆804Sep 18, 2026Updated last week
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- Gigabit Ethernet UDP communication driver☆87Jul 26, 2019Updated 7 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,131Updated this week
- Verilog digital signal processing components☆193Oct 30, 2022Updated 3 years ago
- Opensource DDR3 Controller☆484Sep 12, 2026Updated 2 weeks ago
- Send video/audio over HDMI on an FPGA☆1,296Jul 13, 2026Updated 2 months ago