alexforencich / verilog-ethernetLinks
Verilog Ethernet components for FPGA implementation
☆2,576Updated 3 months ago
Alternatives and similar repositories for verilog-ethernet
Users that are interested in verilog-ethernet are comparing it to the libraries listed below
Sorting:
- Verilog PCI express components☆1,312Updated last year
- Verilog AXI components for FPGA implementation☆1,729Updated 3 months ago
- Must-have verilog systemverilog modules☆1,786Updated last month
- The RIFFA development repository☆829Updated 11 months ago
- Verilog AXI stream components for FPGA implementation☆808Updated 3 months ago
- HDL libraries and projects☆1,662Updated this week
- Verilog library for ASIC and FPGA designers☆1,293Updated last year
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆581Updated 7 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,287Updated last week
- Various HDL (Verilog) IP Cores☆802Updated 3 years ago
- Verilog I2C interface for FPGA implementation☆616Updated 3 months ago
- Open source FPGA-based NIC and platform for in-network compute☆1,898Updated 11 months ago
- Verilog UART☆487Updated 3 months ago
- cocotb: Python-based chip (RTL) verification☆1,993Updated this week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆957Updated last month
- Scala based HDL☆1,796Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,782Updated last week
- The Ultra-Low Power RISC-V Core☆1,511Updated 7 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,513Updated 11 months ago
- Open Logic FPGA Standard Library☆623Updated this week
- An Open-source FPGA IP Generator☆915Updated this week
- A small, light weight, RISC CPU soft core☆1,410Updated 4 months ago
- SERV - The SErial RISC-V CPU☆1,593Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,332Updated 2 weeks ago
- Bus bridges and other odds and ends☆563Updated last month
- RISC-V CPU Core (RV32IM)☆1,465Updated 3 years ago
- 32-bit Superscalar RISC-V CPU☆1,026Updated 3 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆467Updated 3 years ago
- ☆617Updated 11 months ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆825Updated 2 months ago