Verilog Ethernet components for FPGA implementation
☆2,965Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-ethernet
Users that are interested in verilog-ethernet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog PCI express components☆1,602Apr 26, 2024Updated 2 years ago
- Verilog AXI components for FPGA implementation☆2,060Feb 27, 2025Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆2,347Jul 5, 2024Updated last year
- Verilog AXI stream components for FPGA implementation☆893Feb 27, 2025Updated last year
- Must-have verilog systemverilog modules☆1,959Mar 12, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- HDL libraries and projects☆1,935Updated this week
- Verilog UART☆562Feb 27, 2025Updated last year
- Verilog I2C interface for FPGA implementation☆702Feb 27, 2025Updated last year
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆925Apr 15, 2026Updated last month
- The RIFFA development repository☆874Jun 11, 2024Updated last year
- Verilog library for ASIC and FPGA designers☆1,419May 8, 2024Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,584May 19, 2026Updated last week
- Various HDL (Verilog) IP Cores☆903Jul 1, 2021Updated 4 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆768May 12, 2026Updated 2 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Open source FPGA-based NIC and platform for in-network compute☆207May 4, 2024Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,165Jun 27, 2024Updated last year
- cocotb: Python-based chip (RTL) verification☆2,379May 22, 2026Updated last week
- Bus bridges and other odds and ends☆671Mar 10, 2026Updated 2 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆620Mar 15, 2018Updated 8 years ago
- Small footprint and configurable PCIe core☆698Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,556May 12, 2026Updated 2 weeks ago
- A small, light weight, RISC CPU soft core☆1,544Dec 8, 2025Updated 5 months ago
- Build your hardware, easily!☆3,898Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An Open-source FPGA IP Generator☆1,104May 23, 2026Updated last week
- A DDR3 memory controller in Verilog for various FPGAs☆595Oct 10, 2021Updated 4 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,146Feb 11, 2026Updated 3 months ago
- Open source FPGA-based NIC and platform for in-network compute☆68Aug 21, 2025Updated 9 months ago
- AXI interface modules for Cocotb☆332Mar 13, 2026Updated 2 months ago
- PCI express simulation framework for Cocotb☆205Sep 8, 2025Updated 8 months ago
- Ethernet interface modules for Cocotb☆78Sep 8, 2025Updated 8 months ago
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆896Dec 6, 2024Updated last year
- Common SystemVerilog components☆751May 21, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Feb 27, 2025Updated last year
- Gigabit Ethernet UDP communication driver☆83Jul 26, 2019Updated 6 years ago
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- Verilog digital signal processing components☆181Oct 30, 2022Updated 3 years ago
- Send video/audio over HDMI on an FPGA☆1,268Feb 3, 2024Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,947Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,416May 10, 2026Updated 2 weeks ago