Alternatives and similar repositories for verilog-ethernet

Users that are interested in verilog-ethernet are comparing it to the libraries listed below

• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,482Updated last year
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,882Updated 9 months ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,890Updated 4 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆859Updated last year
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,802Updated last week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆844Updated 9 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,437Updated last week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,376Updated last year
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,185Updated this week
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆854Updated 4 years ago
• corundum / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆2,095Updated last year
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆604Updated 7 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆664Updated 9 months ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,893Updated last week
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆880Updated 5 months ago
• Digilent / vivado-library
  ☆653Updated 4 months ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,675Updated 4 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,147Updated 4 years ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,947Updated last week
• alexforencich / verilog-uart
  Verilog UART
  ☆515Updated 9 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,489Updated 2 weeks ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,707Updated last week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,704Updated 2 weeks ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,601Updated 4 years ago
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆731Updated 2 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,152Updated 6 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,373Updated last week
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆833Updated this week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,456Updated 5 months ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,837Updated last year