Verilog Ethernet components for FPGA implementation
☆2,902Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-ethernet
Users that are interested in verilog-ethernet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog PCI express components☆1,559Apr 26, 2024Updated last year
- Verilog AXI components for FPGA implementation☆1,996Feb 27, 2025Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆2,243Jul 5, 2024Updated last year
- Verilog AXI stream components for FPGA implementation☆877Feb 27, 2025Updated last year
- Must-have verilog systemverilog modules☆1,942Mar 12, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- HDL libraries and projects☆1,883Updated this week
- Verilog UART☆544Feb 27, 2025Updated last year
- Verilog I2C interface for FPGA implementation☆690Feb 27, 2025Updated last year
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆908Updated this week
- The RIFFA development repository☆867Jun 11, 2024Updated last year
- Verilog library for ASIC and FPGA designers☆1,400May 8, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,538Updated this week
- Various HDL (Verilog) IP Cores☆882Jul 1, 2021Updated 4 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆687Mar 20, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Open source FPGA-based NIC and platform for in-network compute☆206May 4, 2024Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,065Jun 27, 2024Updated last year
- cocotb: Python-based chip (RTL) verification☆2,301Updated this week
- Bus bridges and other odds and ends☆655Mar 10, 2026Updated 2 weeks ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆618Mar 15, 2018Updated 8 years ago
- Small footprint and configurable PCIe core☆672Mar 19, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,511Jan 7, 2026Updated 2 months ago
- An Open-source FPGA IP Generator☆1,068Updated this week
- A small, light weight, RISC CPU soft core☆1,530Dec 8, 2025Updated 3 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Build your hardware, easily!☆3,787Mar 21, 2026Updated last week
- A DDR3 memory controller in Verilog for various FPGAs☆579Oct 10, 2021Updated 4 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,090Feb 11, 2026Updated last month
- Open source FPGA-based NIC and platform for in-network compute☆67Aug 21, 2025Updated 7 months ago
- AXI interface modules for Cocotb☆321Mar 13, 2026Updated 2 weeks ago
- Ethernet interface modules for Cocotb☆76Sep 8, 2025Updated 6 months ago
- PCI express simulation framework for Cocotb☆196Sep 8, 2025Updated 6 months ago
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆869Dec 6, 2024Updated last year
- Common SystemVerilog components☆728Mar 23, 2026Updated last week
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Feb 27, 2025Updated last year
- Gigabit Ethernet UDP communication driver☆82Jul 26, 2019Updated 6 years ago
- Verilog Content Addressable Memory Module☆116Mar 2, 2022Updated 4 years ago
- Verilog digital signal processing components☆172Oct 30, 2022Updated 3 years ago
- Send video/audio over HDMI on an FPGA☆1,259Feb 3, 2024Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,861Mar 23, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆655Updated this week