Alternatives and similar repositories for verilog-ethernet

Users that are interested in verilog-ethernet are comparing it to the libraries listed below

• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,312Updated last year
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,729Updated 3 months ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,786Updated last month
• KastnerRG / riffa
  The RIFFA development repository
  ☆829Updated 11 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆808Updated 3 months ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,662Updated this week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,293Updated last year
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆581Updated 7 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,287Updated last week
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆802Updated 3 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆616Updated 3 months ago
• corundum / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆1,898Updated 11 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆487Updated 3 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,993Updated this week
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆957Updated last month
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,796Updated last week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,782Updated last week
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,511Updated 7 months ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,513Updated 11 months ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆623Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆915Updated this week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,410Updated 4 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,593Updated this week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,332Updated 2 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆563Updated last month
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,465Updated 3 years ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,026Updated 3 years ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆467Updated 3 years ago
• Digilent / vivado-library
  ☆617Updated 11 months ago
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆825Updated 2 months ago