Verilog Ethernet components for FPGA implementation
☆2,865Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-ethernet
Users that are interested in verilog-ethernet are comparing it to the libraries listed below
Sorting:
- Verilog PCI express components☆1,543Apr 26, 2024Updated last year
- Verilog AXI components for FPGA implementation☆1,970Feb 27, 2025Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆2,222Jul 5, 2024Updated last year
- Verilog AXI stream components for FPGA implementation☆865Feb 27, 2025Updated last year
- Must-have verilog systemverilog modules☆1,935Feb 19, 2026Updated 2 weeks ago
- HDL libraries and projects☆1,866Updated this week
- Verilog I2C interface for FPGA implementation☆686Feb 27, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,395May 8, 2024Updated last year
- Verilog UART☆536Feb 27, 2025Updated last year
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆899Updated this week
- The RIFFA development repository☆865Jun 11, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- cocotb: Python-based chip (RTL) verification☆2,271Updated this week
- Bus bridges and other odds and ends☆644Apr 14, 2025Updated 10 months ago
- Small footprint and configurable PCIe core☆666Updated this week
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆646Updated this week
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆616Mar 15, 2018Updated 7 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,498Jan 7, 2026Updated 2 months ago
- Build your hardware, easily!☆3,747Updated this week
- Open source FPGA-based NIC and platform for in-network compute☆205May 4, 2024Updated last year
- An Open-source FPGA IP Generator☆1,057Updated this week
- A small, light weight, RISC CPU soft core☆1,514Dec 8, 2025Updated 3 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- A DDR3 memory controller in Verilog for various FPGAs☆572Oct 10, 2021Updated 4 years ago
- Common SystemVerilog components☆718Feb 26, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆964Nov 15, 2024Updated last year
- AXI interface modules for Cocotb☆315Sep 30, 2025Updated 5 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- Open source FPGA-based NIC and platform for in-network compute☆67Aug 21, 2025Updated 6 months ago
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆865Dec 6, 2024Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- PCI express simulation framework for Cocotb☆195Sep 8, 2025Updated 6 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,391Feb 13, 2026Updated 3 weeks ago
- Scala based HDL☆1,929Updated this week
- Small footprint and configurable DRAM core☆475Feb 19, 2026Updated 2 weeks ago
- Send video/audio over HDMI on an FPGA☆1,255Feb 3, 2024Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,316Updated this week