Alternatives and similar repositories for verilog-ethernet

Users that are interested in verilog-ethernet are comparing it to the libraries listed below

• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,289Updated last year
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,713Updated 2 months ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,768Updated last month
• KastnerRG / riffa
  The RIFFA development repository
  ☆828Updated 11 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,282Updated last year
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆802Updated 2 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,272Updated last week
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,643Updated this week
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆786Updated 3 years ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆573Updated 7 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆606Updated 2 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆480Updated 2 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,014Updated 3 years ago
• corundum / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆1,878Updated 10 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,535Updated last week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,065Updated 3 months ago
• Digilent / vivado-library
  ☆615Updated 10 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,398Updated 3 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,967Updated last week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,756Updated 3 weeks ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆914Updated 6 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆875Updated last year
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆815Updated 2 months ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,473Updated 10 months ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,784Updated this week
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,490Updated 7 months ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,113Updated 3 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆454Updated 3 years ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆950Updated 3 weeks ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,441Updated 3 years ago