alexforencich / verilog-ethernetView external linksLinks
Verilog Ethernet components for FPGA implementation
☆2,850Feb 27, 2025Updated 11 months ago
Alternatives and similar repositories for verilog-ethernet
Users that are interested in verilog-ethernet are comparing it to the libraries listed below
Sorting:
- Verilog PCI express components☆1,533Apr 26, 2024Updated last year
- Verilog AXI components for FPGA implementation☆1,960Feb 27, 2025Updated 11 months ago
- Open source FPGA-based NIC and platform for in-network compute☆2,206Jul 5, 2024Updated last year
- Verilog AXI stream components for FPGA implementation☆859Feb 27, 2025Updated 11 months ago
- Must-have verilog systemverilog modules☆1,926Aug 2, 2025Updated 6 months ago
- HDL libraries and projects☆1,850Updated this week
- Verilog I2C interface for FPGA implementation☆681Feb 27, 2025Updated 11 months ago
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- Verilog UART☆534Feb 27, 2025Updated 11 months ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆895Feb 8, 2026Updated last week
- The RIFFA development repository☆864Jun 11, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,492Updated this week
- Various HDL (Verilog) IP Cores☆873Jul 1, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- cocotb: Python-based chip (RTL) verification☆2,251Updated this week
- Bus bridges and other odds and ends☆633Apr 14, 2025Updated 10 months ago
- Small footprint and configurable PCIe core☆661Updated this week
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆619Updated this week
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆614Mar 15, 2018Updated 7 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,489Jan 7, 2026Updated last month
- Open source FPGA-based NIC and platform for in-network compute☆205May 4, 2024Updated last year
- Build your hardware, easily!☆3,722Updated this week
- An Open-source FPGA IP Generator☆1,047Feb 8, 2026Updated last week
- A small, light weight, RISC CPU soft core☆1,507Dec 8, 2025Updated 2 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,008Dec 15, 2025Updated 2 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆560Oct 10, 2021Updated 4 years ago
- Common SystemVerilog components☆708Feb 6, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆962Nov 15, 2024Updated last year
- AXI interface modules for Cocotb☆311Sep 30, 2025Updated 4 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Updated this week
- Open source FPGA-based NIC and platform for in-network compute☆67Aug 21, 2025Updated 5 months ago
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆862Dec 6, 2024Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆645Jan 19, 2026Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,387Updated this week
- Scala based HDL☆1,922Updated this week
- Small footprint and configurable DRAM core☆468Updated this week
- PCI express simulation framework for Cocotb☆192Sep 8, 2025Updated 5 months ago
- Send video/audio over HDMI on an FPGA☆1,251Feb 3, 2024Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,272Updated this week