Alternatives and similar repositories for verilog-ethernet:

Users that are interested in verilog-ethernet are comparing it to the libraries listed below

• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,211Updated 9 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,609Updated last year
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,716Updated 3 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆776Updated 6 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆799Updated 8 months ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,586Updated this week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,248Updated 9 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆743Updated 3 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,203Updated 2 weeks ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆575Updated 7 months ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆562Updated 6 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆445Updated last year
• corundum / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆1,801Updated 7 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,888Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,665Updated last week
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,401Updated 4 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,240Updated this week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,727Updated this week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,359Updated 2 weeks ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,471Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆871Updated last week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆520Updated 2 weeks ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,288Updated 7 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,486Updated 3 weeks ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆943Updated 3 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,010Updated last week
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆564Updated last year
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆526Updated last year
• Digilent / vivado-library
  ☆601Updated 7 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆846Updated last year