alexforencich / verilog-ethernetLinks
Verilog Ethernet components for FPGA implementation
☆2,673Updated 6 months ago
Alternatives and similar repositories for verilog-ethernet
Users that are interested in verilog-ethernet are comparing it to the libraries listed below
Sorting:
- Verilog PCI express components☆1,413Updated last year
- Verilog AXI components for FPGA implementation☆1,800Updated 6 months ago
- Must-have verilog systemverilog modules☆1,830Updated 3 weeks ago
- The RIFFA development repository☆845Updated last year
- HDL libraries and projects☆1,723Updated this week
- Verilog AXI stream components for FPGA implementation☆824Updated 6 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,358Updated 2 weeks ago
- Various HDL (Verilog) IP Cores☆829Updated 4 years ago
- Verilog library for ASIC and FPGA designers☆1,331Updated last year
- Verilog I2C interface for FPGA implementation☆641Updated 6 months ago
- Open source FPGA-based NIC and platform for in-network compute☆1,995Updated last year
- cocotb: Python-based chip (RTL) verification☆2,069Updated this week
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆594Updated 7 years ago
- Verilog UART☆505Updated 6 months ago
- The Ultra-Low Power RISC-V Core☆1,571Updated 3 weeks ago
- ☆631Updated last month
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆674Updated last year
- 32-bit Superscalar RISC-V CPU☆1,087Updated 3 years ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆986Updated 2 weeks ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆852Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,111Updated 3 months ago
- Scala based HDL☆1,842Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,139Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,329Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,622Updated last week
- A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…☆510Updated 2 years ago
- A small, light weight, RISC CPU soft core☆1,454Updated 3 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆931Updated 9 months ago
- RISC-V CPU Core (RV32IM)☆1,526Updated 3 years ago
- An Open-source FPGA IP Generator☆986Updated this week