Alternatives and similar repositories for verilog-ethernet:

Users that are interested in verilog-ethernet are comparing it to the libraries listed below

• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,266Updated 11 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,692Updated last month
• KastnerRG / riffa
  The RIFFA development repository
  ☆818Updated 10 months ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,761Updated 2 weeks ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆796Updated last month
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,275Updated 11 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,256Updated 2 weeks ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆776Updated 3 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆474Updated last month
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆572Updated 7 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆602Updated last month
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,950Updated last week
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,629Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆544Updated last week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,271Updated this week
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆807Updated last month
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆907Updated 5 months ago
• corundum / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆1,858Updated 9 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,385Updated 2 months ago
• Digilent / vivado-library
  ☆613Updated 9 months ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,772Updated this week
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆932Updated last week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆997Updated 3 years ago
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,308Updated last week
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,470Updated 6 months ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆898Updated last week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,732Updated 2 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆439Updated 3 years ago
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,524Updated this week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,430Updated 9 months ago