Verilog Ethernet components for FPGA implementation
☆3,083Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-ethernet
Users that are interested in verilog-ethernet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog PCI express components☆1,655Apr 26, 2024Updated 2 years ago
- Verilog AXI components for FPGA implementation☆2,128Feb 27, 2025Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆2,455Jul 5, 2024Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆913Feb 27, 2025Updated last year
- Must-have verilog systemverilog modules☆2,018Mar 12, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- HDL libraries and projects☆2,008Updated this week
- Verilog UART☆582Feb 27, 2025Updated last year
- Verilog I2C interface for FPGA implementation☆725Feb 27, 2025Updated last year
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆959Aug 3, 2026Updated last month
- The RIFFA development repository☆882Jun 11, 2024Updated 2 years ago
- Verilog library for ASIC and FPGA designers☆1,437May 8, 2024Updated 2 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆923Aug 28, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,683Aug 27, 2026Updated last week
- Various HDL (Verilog) IP Cores☆933Jul 1, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open source FPGA-based NIC and platform for in-network compute☆208May 4, 2024Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,382Updated this week
- cocotb: Python-based chip (RTL) verification☆2,495Updated this week
- Bus bridges and other odds and ends☆704Jun 2, 2026Updated 3 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆627Mar 15, 2018Updated 8 years ago
- Small footprint and configurable PCIe core☆726Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,604Updated this week
- A small, light weight, RISC CPU soft core☆1,580Aug 19, 2026Updated 2 weeks ago
- Build your hardware, easily!☆4,074Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A DDR3 memory controller in Verilog for various FPGAs☆628Oct 10, 2021Updated 4 years ago
- An Open-source FPGA IP Generator☆1,145Updated this week
- AXI interface modules for Cocotb☆359Aug 24, 2026Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,243Aug 31, 2026Updated last week
- PCI express simulation framework for Cocotb☆211Aug 25, 2026Updated 2 weeks ago
- Open source FPGA-based NIC and platform for in-network compute☆70Aug 21, 2025Updated last year
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆921Dec 6, 2024Updated last year
- Ethernet interface modules for Cocotb☆82Aug 28, 2026Updated last week
- Fully parametrizable combinatorial parallel LFSR/CRC module☆163Feb 27, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Common SystemVerilog components☆793Updated this week
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- Gigabit Ethernet UDP communication driver☆86Jul 26, 2019Updated 7 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,093Updated this week
- Verilog digital signal processing components☆192Oct 30, 2022Updated 3 years ago
- Opensource DDR3 Controller☆474Jun 12, 2026Updated 2 months ago
- Send video/audio over HDMI on an FPGA☆1,291Jul 13, 2026Updated last month