ucb-art / fftLinks
☆20Updated 5 years ago
Alternatives and similar repositories for fft
Users that are interested in fft are comparing it to the libraries listed below
Sorting:
- ☆82Updated last year
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- Public release☆58Updated 6 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 3 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 5 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Updated 10 years ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated last month
- Craft 2 top-level repository☆14Updated 6 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- Chisel components for FPGA projects☆128Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- ☆12Updated 4 years ago
- CNN accelerator☆29Updated 8 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆76Updated 6 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 3 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 4 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆62Updated last month
- Advanced Debug Interface☆14Updated last year
- ☆33Updated 2 months ago
- A vector processor implemented in Chisel☆21Updated 11 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆98Updated last month