ucb-art / fft
☆20Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for fft
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- Public release☆46Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- ☆37Updated 5 years ago
- Chisel implementation of AES☆23Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆55Updated 2 weeks ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆56Updated 4 years ago
- ☆22Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆56Updated 10 months ago
- ☆16Updated 4 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆33Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆73Updated 7 months ago
- Craft 2 top-level repository☆13Updated 5 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆43Updated 2 years ago
- ☆47Updated 3 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆71Updated 9 years ago
- Pure digital components of a UCIe controller☆48Updated 2 weeks ago
- Custom Coprocessor Interface for VexRiscv☆10Updated 6 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuites☆11Updated 5 years ago
- Original test vector of RISC-V Vector Extension☆11Updated 3 years ago
- Advanced Architecture Labs with CVA6☆49Updated 10 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆59Updated this week
- ☆31Updated last month