ucb-art / fftLinks
☆20Updated 5 years ago
Alternatives and similar repositories for fft
Users that are interested in fft are comparing it to the libraries listed below
Sorting:
- ☆81Updated last year
- Public release☆57Updated 5 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- A prototype GUI for chisel-development☆52Updated 5 years ago
- Chisel components for FPGA projects☆126Updated last year
- ☆33Updated 5 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- A dynamic verification library for Chisel.☆154Updated 9 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 3 months ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Craft 2 top-level repository☆14Updated 6 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Chisel implementation of AES☆23Updated 5 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆88Updated last year
- openHMC - an open source Hybrid Memory Cube Controller☆49Updated 9 years ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 3 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆62Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- SoCRocket - Core Repository☆37Updated 8 years ago