ucb-art / fftLinks
☆20Updated 5 years ago
Alternatives and similar repositories for fft
Users that are interested in fft are comparing it to the libraries listed below
Sorting:
- ☆80Updated last year
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- Public release☆56Updated 6 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Chisel components for FPGA projects☆127Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- ☆12Updated 4 years ago
- Useful utilities for BAR projects☆32Updated last year
- ☆33Updated 7 months ago
- Craft 2 top-level repository☆14Updated 6 years ago
- sram/rram/mram.. compiler☆42Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- ☆10Updated 3 years ago
- CNN accelerator☆27Updated 8 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month