ucb-art / fftLinks
☆20Updated 5 years ago
Alternatives and similar repositories for fft
Users that are interested in fft are comparing it to the libraries listed below
Sorting:
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 6 years ago
- ☆81Updated last year
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Public release☆53Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆86Updated last week
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆65Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated last week
- ☆22Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆65Updated 2 months ago
- Chisel components for FPGA projects☆124Updated last year
- Craft 2 top-level repository☆14Updated 6 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆85Updated last year
- Advanced Architecture Labs with CVA6☆65Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 3 years ago
- ☆68Updated this week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- General Purpose AXI Direct Memory Access☆53Updated last year
- Chisel Cheatsheet☆33Updated 2 years ago
- Chisel Learning Journey☆109Updated 2 years ago
- ☆61Updated 4 years ago
- ☆51Updated 6 years ago
- Pure digital components of a UCIe controller☆64Updated this week