ucb-art / fftLinks
☆20Updated 5 years ago
Alternatives and similar repositories for fft
Users that are interested in fft are comparing it to the libraries listed below
Sorting:
- ☆82Updated last year
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- Chisel implementation of AES☆23Updated 5 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆60Updated last week
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- Chisel components for FPGA projects☆128Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year
- Chisel Cheatsheet☆34Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- The Verilog source code for DRUM approximate multiplier.☆32Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆96Updated last year
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 3 years ago
- A prototype GUI for chisel-development☆51Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- ☆33Updated 9 months ago
- A vector processor implemented in Chisel☆21Updated 11 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- Public release☆58Updated 6 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆73Updated 5 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- ☆66Updated 3 years ago
- ☆88Updated 2 years ago