☆20Feb 9, 2020Updated 6 years ago
Alternatives and similar repositories for fft
Users that are interested in fft are comparing it to the libraries listed below
Sorting:
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Sep 17, 2025Updated 5 months ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- ☆15Dec 9, 2025Updated 2 months ago
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 3 years ago
- ☆11Jan 21, 2019Updated 7 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- ☆12May 20, 2021Updated 4 years ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 9 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 6 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- Tools based upon slang for language server purpose☆20Feb 4, 2026Updated last month
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 8 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- Submission template for Tiny Tapeout 04☆17Jun 15, 2024Updated last year
- ☆20Updated this week
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆75Feb 19, 2020Updated 6 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆255Apr 18, 2024Updated last year
- ☆20Mar 1, 2021Updated 5 years ago
- Craft 2 top-level repository☆14May 15, 2019Updated 6 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- Chisel components for FPGA projects☆128Sep 19, 2023Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Mar 22, 2023Updated 2 years ago
- FFT algorithm for fpga☆25Aug 17, 2021Updated 4 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆49Jan 12, 2023Updated 3 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago