firesim / firechipLinks
Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator used in FireSim.
☆57Updated 5 years ago
Alternatives and similar repositories for firechip
Users that are interested in firechip are comparing it to the libraries listed below
Sorting:
- OmniXtend cache coherence protocol☆82Updated 4 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- ☆86Updated 4 months ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
- Lipsi: Probably the Smallest Processor in the World☆88Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- ☆50Updated last month
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Chisel Learning Journey☆110Updated 2 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆66Updated 2 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- A time-predictable processor for mixed-criticality systems☆58Updated 11 months ago
- Useful utilities for BAR projects☆32Updated last year
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆86Updated last week
- ☆63Updated 6 years ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Chisel Cheatsheet☆34Updated 2 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆104Updated 6 years ago
- ☆80Updated last year
- educational microarchitectures for risc-v isa☆67Updated 6 years ago