firesim / firechipLinks
Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator used in FireSim.
☆57Updated 5 years ago
Alternatives and similar repositories for firechip
Users that are interested in firechip are comparing it to the libraries listed below
Sorting:
- OmniXtend cache coherence protocol☆82Updated 5 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆149Updated 2 weeks ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- ☆50Updated last month
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆66Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 6 months ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- For contributions of Chisel IP to the chisel community.☆67Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- Lipsi: Probably the Smallest Processor in the World☆88Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- ☆61Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 8 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆173Updated 5 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
- ☆63Updated 6 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆165Updated 3 weeks ago
- ☆81Updated last year
- Yet Another RISC-V Implementation☆98Updated last year
- An implementation of RISC-V☆43Updated last month