chipsalliance / firrtlLinks
Flexible Intermediate Representation for RTL
☆747Updated last year
Alternatives and similar repositories for firrtl
Users that are interested in firrtl are comparing it to the libraries listed below
Sorting:
- chisel tutorial exercises and answers☆739Updated 3 years ago
- educational microarchitectures for risc-v isa☆719Updated 5 months ago
- Digital Design with Chisel☆855Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆588Updated last year
- RISC-V Formal Verification Framework☆607Updated 3 years ago
- A template project for beginning new Chisel work☆659Updated 3 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆954Updated 2 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,058Updated 11 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,109Updated 2 months ago
- VeeR EH1 core☆889Updated 2 years ago
- The OpenPiton Platform☆727Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆598Updated last week
- ☆336Updated 11 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆509Updated 8 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆239Updated last year
- A Linux-capable RISC-V multicore for and by the world☆721Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆872Updated 5 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,956Updated 3 months ago
- SystemVerilog to Verilog conversion☆659Updated 2 months ago
- Chisel examples and code snippets☆257Updated 3 years ago
- Support for Rocket Chip on Zynq FPGAs☆411Updated 6 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆550Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,937Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆525Updated 2 weeks ago
- Random instruction generator for RISC-V processor verification☆1,153Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,609Updated 2 weeks ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆438Updated 3 months ago
- RISC-V CPU Core☆369Updated last month
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated last month
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆375Updated last year