Flexible Intermediate Representation for RTL
☆748Aug 20, 2024Updated last year
Alternatives and similar repositories for firrtl
Users that are interested in firrtl are comparing it to the libraries listed below
Sorting:
- Chisel: A Modern Hardware Design Language☆4,588Feb 25, 2026Updated last week
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- Rocket Chip Generator☆3,696Feb 25, 2026Updated last week
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- Circuit IR Compilers and Tools☆2,044Updated this week
- chisel tutorial exercises and answers☆748Jan 6, 2022Updated 4 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- A scala based simulator for circuits described by a LoFirrtl file☆49Jan 12, 2023Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- A template project for beginning new Chisel work☆692Feb 24, 2026Updated last week
- Digital Design with Chisel☆898Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,113Sep 10, 2024Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- Scala based HDL☆1,928Feb 18, 2026Updated 2 weeks ago
- Yosys Open SYnthesis Suite☆4,305Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated last month
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆997Feb 25, 2026Updated last week
- magma circuits☆265Oct 19, 2024Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,381Updated this week
- XLS: Accelerated HW Synthesis☆1,428Feb 25, 2026Updated last week
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- The specification for the FIRRTL language☆62Updated this week
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Feb 20, 2026Updated last week
- ☆367Sep 12, 2025Updated 5 months ago
- RISC-V Torture Test☆213Jul 11, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆427Apr 20, 2022Updated 3 years ago
- A hardware compiler based on LLHD and CIRCT☆265Jun 30, 2025Updated 8 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated 2 weeks ago
- nextpnr portable FPGA place and route tool☆1,623Updated this week
- Chisel examples and code snippets☆268Aug 1, 2022Updated 3 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 4 months ago
- The root repo for lowRISC project and FPGA demos.☆602Aug 3, 2023Updated 2 years ago