chipsalliance / firrtlLinks
Flexible Intermediate Representation for RTL
☆745Updated 10 months ago
Alternatives and similar repositories for firrtl
Users that are interested in firrtl are comparing it to the libraries listed below
Sorting:
- chisel tutorial exercises and answers☆730Updated 3 years ago
- Digital Design with Chisel☆842Updated last month
- RISC-V Formal Verification Framework☆602Updated 3 years ago
- educational microarchitectures for risc-v isa☆715Updated 3 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆581Updated 10 months ago
- A template project for beginning new Chisel work☆645Updated last month
- VeeR EH1 core☆883Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,080Updated 3 weeks ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,042Updated 9 months ago
- ☆331Updated 9 months ago
- A Linux-capable RISC-V multicore for and by the world☆709Updated last month
- Random instruction generator for RISC-V processor verification☆1,135Updated 2 weeks ago
- Common SystemVerilog components☆627Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆581Updated last week
- The OpenPiton Platform☆711Updated last month
- Chisel examples and code snippets☆254Updated 2 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆667Updated 3 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆918Updated 7 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆937Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated last month
- RISC-V CPU Core☆337Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,568Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,923Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆504Updated 4 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,872Updated last week
- mor1kx - an OpenRISC 1000 processor IP core☆545Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,036Updated 3 years ago
- Scala based HDL☆1,799Updated this week
- SystemVerilog to Verilog conversion☆639Updated last month
- A directory of Western Digital’s RISC-V SweRV Cores☆869Updated 5 years ago