chipsalliance / firrtlLinks
Flexible Intermediate Representation for RTL
☆748Updated last year
Alternatives and similar repositories for firrtl
Users that are interested in firrtl are comparing it to the libraries listed below
Sorting:
- chisel tutorial exercises and answers☆735Updated 3 years ago
- Digital Design with Chisel☆863Updated 2 weeks ago
- educational microarchitectures for risc-v isa☆719Updated last month
- RISC-V Formal Verification Framework☆610Updated 3 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆591Updated last year
- A template project for beginning new Chisel work☆664Updated last week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,068Updated last year
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆967Updated 3 months ago
- The OpenPiton Platform☆730Updated last week
- A Linux-capable RISC-V multicore for and by the world☆738Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆607Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,123Updated 4 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆554Updated last month
- VeeR EH1 core☆898Updated 2 years ago
- ☆347Updated 3 weeks ago
- Support for Rocket Chip on Zynq FPGAs☆411Updated 6 years ago
- Random instruction generator for RISC-V processor verification☆1,175Updated this week
- Common SystemVerilog components☆660Updated last week
- SystemVerilog to Verilog conversion☆668Updated 3 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆239Updated last year
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated 2 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆440Updated 4 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆513Updated 10 months ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆363Updated 8 years ago
- RISC-V CPU Core☆387Updated 3 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆232Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- A directory of Western Digital’s RISC-V SweRV Cores☆873Updated 5 years ago
- Chisel examples and code snippets☆259Updated 3 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆327Updated 3 years ago