Flexible Intermediate Representation for RTL
☆747Aug 20, 2024Updated 2 years ago
Alternatives and similar repositories for firrtl
Users that are interested in firrtl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Chisel: A Modern Hardware Design Language☆4,808Updated this week
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆50Jan 12, 2023Updated 3 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Rocket Chip Generator☆3,884Sep 13, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Library of Chisel3 Tools for Digital Signal Processing☆250Apr 29, 2024Updated 2 years ago
- A template project for beginning new Chisel work☆708Feb 24, 2026Updated 7 months ago
- Circuit IR Compilers and Tools☆2,256Updated this week
- chisel tutorial exercises and answers☆757Jan 6, 2022Updated 4 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,164Sep 21, 2026Updated 3 weeks ago
- Digital Design with Chisel☆940Oct 5, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,419Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simple RISC-V 3-stage Pipeline in Chisel☆620Aug 9, 2024Updated 2 years ago
- The specification for the FIRRTL language☆67Oct 2, 2026Updated last week
- educational microarchitectures for risc-v isa☆759Sep 1, 2025Updated last year
- Scala based HDL☆2,053Oct 6, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,258Updated this week
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Mar 2, 2023Updated 3 years ago
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- magma circuits☆264Oct 19, 2024Updated last year
- Yosys Open SYnthesis Suite☆4,803Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,050Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆4,008Updated this week
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆224Jan 23, 2020Updated 6 years ago
- XLS: Accelerated HW Synthesis☆1,950Updated this week
- ☆392Aug 19, 2026Updated last month
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆437Apr 20, 2022Updated 4 years ago
- (System)Verilog to Chisel translator☆123May 20, 2022Updated 4 years ago
- Source files for SiFive's Freedom platforms☆1,148Jul 17, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- RISC-V Torture Test☆225Jul 11, 2024Updated 2 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆328Aug 7, 2026Updated 2 months ago
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,156Updated this week
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago