chipsalliance / firrtl
Flexible Intermediate Representation for RTL
☆738Updated 6 months ago
Alternatives and similar repositories for firrtl:
Users that are interested in firrtl are comparing it to the libraries listed below
- chisel tutorial exercises and answers☆713Updated 3 years ago
- Digital Design with Chisel☆811Updated last week
- educational microarchitectures for risc-v isa☆704Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆563Updated 7 months ago
- RISC-V Formal Verification Framework☆596Updated 2 years ago
- A template project for beginning new Chisel work☆624Updated last month
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,018Updated 6 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,023Updated last month
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆912Updated last week
- ☆310Updated 6 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆558Updated this week
- VeeR EH1 core☆858Updated last year
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆646Updated 3 months ago
- Common SystemVerilog components☆583Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,773Updated this week
- The OpenPiton Platform☆670Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,839Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆459Updated last month
- Random instruction generator for RISC-V processor verification☆1,074Updated last month
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆479Updated 3 months ago
- A Linux-capable RISC-V multicore for and by the world☆666Updated last week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆403Updated last month
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆320Updated 3 years ago
- Scala based HDL☆1,738Updated this week
- SystemVerilog to Verilog conversion☆600Updated 2 weeks ago
- Chisel examples and code snippets☆246Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,234Updated 2 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,487Updated 2 weeks ago
- Support for Rocket Chip on Zynq FPGAs☆406Updated 6 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆234Updated 10 months ago