chipsalliance / firrtlLinks
Flexible Intermediate Representation for RTL
☆748Updated last year
Alternatives and similar repositories for firrtl
Users that are interested in firrtl are comparing it to the libraries listed below
Sorting:
- chisel tutorial exercises and answers☆733Updated 3 years ago
- educational microarchitectures for risc-v isa☆720Updated last month
- Digital Design with Chisel☆863Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆595Updated last year
- RISC-V Formal Verification Framework☆610Updated 3 years ago
- A template project for beginning new Chisel work☆664Updated last month
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,069Updated last year
- The OpenPiton Platform☆732Updated 3 weeks ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆968Updated 4 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆556Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆612Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,122Updated 4 months ago
- A Linux-capable RISC-V multicore for and by the world☆741Updated 2 weeks ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆444Updated 5 months ago
- ☆349Updated last month
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆673Updated 3 months ago
- Support for Rocket Chip on Zynq FPGAs☆411Updated 6 years ago
- VeeR EH1 core☆900Updated 2 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆515Updated 10 months ago
- SystemVerilog to Verilog conversion☆670Updated 4 months ago
- Random instruction generator for RISC-V processor verification☆1,177Updated 3 weeks ago
- Chisel examples and code snippets☆259Updated 3 years ago
- Common SystemVerilog components☆665Updated 3 weeks ago
- A directory of Western Digital’s RISC-V SweRV Cores☆872Updated 5 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆238Updated last year
- RISC-V CPU Core☆389Updated 3 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆475Updated 2 weeks ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆232Updated last year
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆363Updated 8 years ago