Flexible Intermediate Representation for RTL
☆749Aug 20, 2024Updated last year
Alternatives and similar repositories for firrtl
Users that are interested in firrtl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Chisel: A Modern Hardware Design Language☆4,650Updated this week
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Rocket Chip Generator☆3,750Apr 21, 2026Updated last week
- A scala based simulator for circuits described by a LoFirrtl file☆50Jan 12, 2023Updated 3 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Library of Chisel3 Tools for Digital Signal Processing☆247Apr 29, 2024Updated 2 years ago
- Circuit IR Compilers and Tools☆2,103Updated this week
- A template project for beginning new Chisel work☆696Feb 24, 2026Updated 2 months ago
- chisel tutorial exercises and answers☆751Jan 6, 2022Updated 4 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,234Updated this week
- Digital Design with Chisel☆910Apr 16, 2026Updated 2 weeks ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,130Sep 10, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Simple RISC-V 3-stage Pipeline in Chisel☆607Aug 9, 2024Updated last year
- educational microarchitectures for risc-v isa☆747Sep 1, 2025Updated 8 months ago
- The specification for the FIRRTL language☆64Apr 25, 2026Updated last week
- Scala based HDL☆1,977Apr 23, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,148Mar 11, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,423Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,012Updated this week
- magma circuits☆265Oct 19, 2024Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,568Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆223Jan 23, 2020Updated 6 years ago
- XLS: Accelerated HW Synthesis☆1,481Updated this week
- (System)Verilog to Chisel translator☆120May 20, 2022Updated 3 years ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆433Apr 20, 2022Updated 4 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- RISC-V Torture Test☆216Jul 11, 2024Updated last year
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆102Nov 22, 2019Updated 6 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆315Mar 6, 2026Updated last month
- ☆372Sep 12, 2025Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A hardware compiler based on LLHD and CIRCT☆268Jun 30, 2025Updated 10 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,913Updated this week
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 2 years ago
- high-performance RTL simulator☆191Jun 19, 2024Updated last year
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,834Mar 13, 2026Updated last month
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last month