Alternatives and similar repositories for firrtl:

Users that are interested in firrtl are comparing it to the libraries listed below

• schoeberl / chisel-book
  Digital Design with Chisel
  ☆813Updated last week
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆714Updated 3 years ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆707Updated last week
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆597Updated 2 years ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆563Updated 7 months ago
• chipsalliance / chisel-template
  A template project for beginning new Chisel work
  ☆623Updated last month
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,017Updated 6 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,023Updated last month
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆559Updated last week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆587Updated 2 weeks ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆667Updated 2 weeks ago
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆913Updated 2 weeks ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆860Updated last year
• ucb-bar / berkeley-hardfloat
  ☆311Updated 6 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆601Updated 3 weeks ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,075Updated last month
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆672Updated last week
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆320Updated 3 years ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,741Updated this week
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,233Updated 3 weeks ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆405Updated this week
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆481Updated 3 months ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,780Updated last week
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆478Updated 3 weeks ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆460Updated last month
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆365Updated last year
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆429Updated last week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆647Updated 4 months ago
• ucb-bar / dsptools
  A Library of Chisel3 Tools for Digital Signal Processing
  ☆234Updated 10 months ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆406Updated 6 years ago