Flexible Intermediate Representation for RTL
☆749Aug 20, 2024Updated last year
Alternatives and similar repositories for firrtl
Users that are interested in firrtl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Chisel: A Modern Hardware Design Language☆4,680Jun 4, 2026Updated last week
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Rocket Chip Generator☆3,792Jun 2, 2026Updated last week
- A scala based simulator for circuits described by a LoFirrtl file☆50Jan 12, 2023Updated 3 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A Library of Chisel3 Tools for Digital Signal Processing☆249Apr 29, 2024Updated 2 years ago
- Circuit IR Compilers and Tools☆2,159Updated this week
- A template project for beginning new Chisel work☆701Feb 24, 2026Updated 3 months ago
- chisel tutorial exercises and answers☆753Jan 6, 2022Updated 4 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆235Aug 19, 2024Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,285Updated this week
- Digital Design with Chisel☆920Apr 30, 2026Updated last month
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,138Sep 10, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simple RISC-V 3-stage Pipeline in Chisel☆612Aug 9, 2024Updated last year
- educational microarchitectures for risc-v isa☆749Sep 1, 2025Updated 9 months ago
- The specification for the FIRRTL language☆66May 31, 2026Updated 2 weeks ago
- Scala based HDL☆2,000Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,174Mar 11, 2026Updated 3 months ago
- Yosys Open SYnthesis Suite☆4,513Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,019Updated this week
- magma circuits☆263Oct 19, 2024Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,679Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆223Jan 23, 2020Updated 6 years ago
- XLS: Accelerated HW Synthesis☆1,498Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆434Apr 20, 2022Updated 4 years ago
- (System)Verilog to Chisel translator☆121May 20, 2022Updated 4 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- RISC-V Torture Test☆216Jul 11, 2024Updated last year
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆322Mar 6, 2026Updated 3 months ago
- ☆382Sep 12, 2025Updated 9 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated 11 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,960Updated this week
- The root repo for lowRISC project and FPGA demos.☆600Aug 3, 2023Updated 2 years ago
- high-performance RTL simulator☆193Jun 19, 2024Updated last year
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,858Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Updated this week