Flexible Intermediate Representation for RTL
☆749Aug 20, 2024Updated last year
Alternatives and similar repositories for firrtl
Users that are interested in firrtl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Chisel: A Modern Hardware Design Language☆4,626Apr 3, 2026Updated last week
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Rocket Chip Generator☆3,734Feb 25, 2026Updated last month
- A scala based simulator for circuits described by a LoFirrtl file☆50Jan 12, 2023Updated 3 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Library of Chisel3 Tools for Digital Signal Processing☆245Apr 29, 2024Updated last year
- Circuit IR Compilers and Tools☆2,080Updated this week
- A template project for beginning new Chisel work☆696Feb 24, 2026Updated last month
- chisel tutorial exercises and answers☆751Jan 6, 2022Updated 4 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆235Aug 19, 2024Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,209Apr 1, 2026Updated last week
- Digital Design with Chisel☆905Mar 19, 2026Updated 3 weeks ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,124Sep 10, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Simple RISC-V 3-stage Pipeline in Chisel☆605Aug 9, 2024Updated last year
- educational microarchitectures for risc-v isa☆744Sep 1, 2025Updated 7 months ago
- The specification for the FIRRTL language☆64Apr 1, 2026Updated last week
- Scala based HDL☆1,966Apr 2, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,125Mar 11, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,397Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,007Mar 9, 2026Updated last month
- magma circuits☆265Oct 19, 2024Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,517Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆223Jan 23, 2020Updated 6 years ago
- XLS: Accelerated HW Synthesis☆1,464Apr 7, 2026Updated last week
- (System)Verilog to Chisel translator☆119May 20, 2022Updated 3 years ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆432Apr 20, 2022Updated 3 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- RISC-V Torture Test☆214Jul 11, 2024Updated last year
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆102Nov 22, 2019Updated 6 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆315Mar 6, 2026Updated last month
- ☆369Sep 12, 2025Updated 7 months ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A hardware compiler based on LLHD and CIRCT☆268Jun 30, 2025Updated 9 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,886Updated this week
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 2 years ago
- high-performance RTL simulator☆190Jun 19, 2024Updated last year
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,807Mar 13, 2026Updated last month
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆471Mar 30, 2026Updated 2 weeks ago