Flexible Intermediate Representation for RTL
☆749Aug 20, 2024Updated last year
Alternatives and similar repositories for firrtl
Users that are interested in firrtl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Chisel: A Modern Hardware Design Language☆4,615Updated this week
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- Rocket Chip Generator☆3,722Feb 25, 2026Updated 3 weeks ago
- A scala based simulator for circuits described by a LoFirrtl file☆50Jan 12, 2023Updated 3 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆245Apr 29, 2024Updated last year
- Circuit IR Compilers and Tools☆2,065Updated this week
- A template project for beginning new Chisel work☆695Feb 24, 2026Updated last month
- chisel tutorial exercises and answers☆748Jan 6, 2022Updated 4 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Mar 17, 2026Updated last week
- Digital Design with Chisel☆899Mar 13, 2026Updated last week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,121Sep 10, 2024Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- The specification for the FIRRTL language☆64Updated this week
- Scala based HDL☆1,935Mar 16, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,111Mar 11, 2026Updated 2 weeks ago
- Yosys Open SYnthesis Suite☆4,348Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,003Mar 9, 2026Updated 2 weeks ago
- magma circuits☆265Oct 19, 2024Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,439Updated this week
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- XLS: Accelerated HW Synthesis☆1,437Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆429Apr 20, 2022Updated 3 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- RISC-V Torture Test☆214Jul 11, 2024Updated last year
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆314Mar 6, 2026Updated 2 weeks ago
- ☆368Sep 12, 2025Updated 6 months ago
- A hardware compiler based on LLHD and CIRCT☆266Jun 30, 2025Updated 8 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Updated this week
- The root repo for lowRISC project and FPGA demos.☆600Aug 3, 2023Updated 2 years ago
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,789Mar 13, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆467Nov 4, 2025Updated 4 months ago