chipsalliance / firrtlLinks
Flexible Intermediate Representation for RTL
☆741Updated 9 months ago
Alternatives and similar repositories for firrtl
Users that are interested in firrtl are comparing it to the libraries listed below
Sorting:
- chisel tutorial exercises and answers☆728Updated 3 years ago
- educational microarchitectures for risc-v isa☆714Updated 2 months ago
- Digital Design with Chisel☆837Updated 3 weeks ago
- RISC-V Formal Verification Framework☆602Updated 3 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆577Updated 9 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,077Updated last week
- A template project for beginning new Chisel work☆639Updated last week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,036Updated 8 months ago
- VeeR EH1 core☆878Updated 2 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆928Updated this week
- SystemVerilog to Verilog conversion☆630Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,286Updated last week
- Common SystemVerilog components☆623Updated this week
- mor1kx - an OpenRISC 1000 processor IP core☆538Updated 2 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated 2 weeks ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆667Updated 6 months ago
- The OpenPiton Platform☆706Updated last week
- A Linux-capable RISC-V multicore for and by the world☆701Updated last month
- ☆326Updated 8 months ago
- Random instruction generator for RISC-V processor verification☆1,126Updated 3 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆575Updated 2 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,900Updated 3 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,547Updated 2 weeks ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆368Updated last year
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆493Updated 6 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆497Updated 3 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,860Updated this week
- Support for Rocket Chip on Zynq FPGAs☆408Updated 6 years ago
- Chisel examples and code snippets☆251Updated 2 years ago
- Scala based HDL☆1,794Updated this week