通过issue和README来记录日常学习研究笔记 关注 机器学习系统，深度学习， LLVM，性能剖视， Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using github issue and markdown! (inculding Machine Learning algs and system, LLVM, Linux kernel, java, python, c++, golang)
☆78May 24, 2020Updated 5 years ago
Alternatives and similar repositories for ResearchNote
Users that are interested in ResearchNote are comparing it to the libraries listed below
Sorting:
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆15Sep 5, 2019Updated 6 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Apr 6, 2020Updated 5 years ago
- 记录阅读各类paper的想法笔记（关注体系结构，机器学习系统，深度学习，计算机视觉）☆25Oct 25, 2019Updated 6 years ago
- Chisel Learning Journey☆109Apr 5, 2023Updated 2 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- generating DFG and CFG from source code (using LLVM ) or from binary (using LLVM and Mcsema) 二进制或者源码转CGF& DFG☆42Sep 16, 2019Updated 6 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- ☆22Oct 24, 2020Updated 5 years ago
- ☆22Nov 12, 2020Updated 5 years ago
- 基于PIn动态插桩框架的函数-循环嵌套关系分析工具：function-loop call graph profiler using Pin (Unofficial implementation of paper: Identifying Potential Parallel…☆14Sep 6, 2019Updated 6 years ago
- ☆37Nov 11, 2018Updated 7 years ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- 面向可信执行环境的OS。☆12May 9, 2025Updated 9 months ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆22Nov 21, 2020Updated 5 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,108Sep 10, 2024Updated last year
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆27Aug 10, 2020Updated 5 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆20Nov 9, 2022Updated 3 years ago
- Collection of Spectre-type, Meltdown-type and MDS-type PoCs☆10Aug 25, 2020Updated 5 years ago
- This is Max's blog, something interesting in it.☆13Jan 1, 2023Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- Wrapper for Rocket-Chip on FPGAs☆137Oct 5, 2022Updated 3 years ago
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 7 years ago
- Rocket Chip Generator☆3,696Updated this week
- Tests for example Rocket Custom Coprocessors☆75Feb 19, 2020Updated 6 years ago
- ☆26Sep 3, 2020Updated 5 years ago
- ☆10Oct 8, 2021Updated 4 years ago
- CIPHERH: Automated Detection of Ciphertext Side-channel Vulnerabilities in Cryptographic Implementations☆13Dec 17, 2023Updated 2 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- ☆10Dec 28, 2020Updated 5 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- Berkeley's Spatial Array Generator☆1,225Updated this week
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago
- Chisel examples and code snippets☆268Aug 1, 2022Updated 3 years ago
- Benchmarks for High-Level Synthesis☆10Mar 17, 2023Updated 2 years ago
- build mainline SBI and Linux for allwinner D1 nezha board☆10Jun 30, 2021Updated 4 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago