meton-robean / ResearchNoteLinks
通过issue和README来记录日常学习研究笔记 关注 机器学习系统,深度学习, LLVM,性能剖视, Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using github issue and markdown! (inculding Machine Learning algs and system, LLVM, Linux kernel, java, python, c++, golang)
☆77Updated 5 years ago
Alternatives and similar repositories for ResearchNote
Users that are interested in ResearchNote are comparing it to the libraries listed below
Sorting:
- ☆103Updated last week
- Comment on the rocket-chip source code☆180Updated 6 years ago
- Run rocket-chip on FPGA☆76Updated 2 weeks ago
- Wrapper for Rocket-Chip on FPGAs☆137Updated 2 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- A Study of the SiFive Inclusive L2 Cache☆67Updated last year
- RiVEC Bencmark Suite☆123Updated 10 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆152Updated 7 months ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆52Updated 3 years ago
- Modern co-simulation framework for RISC-V CPUs☆157Updated this week
- Pick your favorite language to verify your chip.☆70Updated last week
- ☆36Updated 6 years ago
- ☆87Updated 2 weeks ago
- data preprocessing scripts for gem5 output☆19Updated 4 months ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆63Updated 2 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆113Updated 7 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆210Updated 4 months ago
- XiangShan Frontend Develop Environment☆66Updated last week
- ☆67Updated 7 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- Learning gem5 is a work-in-progress book to help gem5 users get started using gem5.☆188Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆211Updated last month
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆233Updated 8 months ago
- ☆65Updated 2 years ago
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆116Updated 3 months ago
- ☆97Updated last year
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆248Updated 2 years ago