meton-robean / ResearchNoteLinks
通过issue和README来记录日常学习研究笔记 关注 机器学习系统,深度学习, LLVM,性能剖视, Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using github issue and markdown! (inculding Machine Learning algs and system, LLVM, Linux kernel, java, python, c++, golang)
☆77Updated 5 years ago
Alternatives and similar repositories for ResearchNote
Users that are interested in ResearchNote are comparing it to the libraries listed below
Sorting:
- ☆93Updated this week
- Wrapper for Rocket-Chip on FPGAs☆135Updated 2 years ago
- A Study of the SiFive Inclusive L2 Cache☆64Updated last year
- Comment on the rocket-chip source code☆180Updated 6 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆150Updated 5 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- RiVEC Bencmark Suite☆118Updated 8 months ago
- Run rocket-chip on FPGA☆70Updated 8 months ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆104Updated 5 months ago
- XiangShan Frontend Develop Environment☆64Updated this week
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- ☆67Updated 5 months ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- ☆86Updated 3 months ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- ☆36Updated 6 years ago
- Modern co-simulation framework for RISC-V CPUs☆147Updated this week
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆239Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆205Updated 2 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆32Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆207Updated 2 months ago
- ☆92Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆190Updated 4 years ago
- upstream: https://github.com/RALC88/gem5☆32Updated 2 years ago
- ☆63Updated 2 years ago
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆73Updated 4 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆62Updated 2 years ago