meton-robean / ResearchNoteLinks
通过issue和README来记录日常学习研究笔记 关注 机器学习系统,深度学习, LLVM,性能剖视, Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using github issue and markdown! (inculding Machine Learning algs and system, LLVM, Linux kernel, java, python, c++, golang)
☆77Updated 5 years ago
Alternatives and similar repositories for ResearchNote
Users that are interested in ResearchNote are comparing it to the libraries listed below
Sorting:
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- ☆86Updated this week
- A Study of the SiFive Inclusive L2 Cache☆63Updated last year
- Run rocket-chip on FPGA☆68Updated 6 months ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- ☆61Updated 2 years ago
- Comment on the rocket-chip source code☆179Updated 6 years ago
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 3 months ago
- ☆67Updated 3 months ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆52Updated 5 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- ☆158Updated last month
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- ☆91Updated last year
- RiVEC Bencmark Suite☆116Updated 6 months ago
- ☆36Updated 6 years ago
- some knowleage about SystemC/TLM etc.☆24Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Pick your favorite language to verify your chip.☆49Updated last week
- ☆42Updated 3 years ago
- An integrated CGRA design framework☆88Updated 2 months ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆30Updated last year
- data preprocessing scripts for gem5 output☆18Updated last week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆101Updated 3 months ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- ☆64Updated last month
- Pure digital components of a UCIe controller☆63Updated this week