chipyard in mill :P
☆77Nov 20, 2023Updated 2 years ago
Alternatives and similar repositories for playground
Users that are interested in playground are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆34Apr 13, 2021Updated 5 years ago
- ☆37Mar 20, 2025Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 10 months ago
- A Chisel RTL generator for network-on-chip interconnects☆233Nov 7, 2025Updated 8 months ago
- ☆10Nov 12, 2019Updated 6 years ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆71Mar 2, 2023Updated 3 years ago
- ☆12May 20, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- ☆319Updated this week
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- Domain-Specific Architecture Generator 2☆26Oct 2, 2022Updated 3 years ago
- Wrapper for Rocket-Chip on FPGAs☆139Oct 5, 2022Updated 3 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 7 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 5 months ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆324Jul 13, 2026Updated last week
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆17Jul 3, 2026Updated 3 weeks ago
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- ☆11Mar 16, 2022Updated 4 years ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆31Sep 17, 2025Updated 10 months ago
- Release of stream-specialization software/hardware stack.☆126May 5, 2023Updated 3 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- ☆85Jun 1, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Jan 20, 2021Updated 5 years ago
- Common RTL blocks used in SiFive's projects☆193May 13, 2022Updated 4 years ago
- Run rocket-chip on FPGA☆78Nov 16, 2025Updated 8 months ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 4 years ago
- ☆139May 13, 2022Updated 4 years ago
- (System)Verilog to Chisel translator☆121May 20, 2022Updated 4 years ago