chipsalliance / playgroundLinks
chipyard in mill :P
☆78Updated last year
Alternatives and similar repositories for playground
Users that are interested in playground are comparing it to the libraries listed below
Sorting:
- Open source high performance IEEE-754 floating unit☆72Updated last year
- ☆33Updated 2 months ago
- ☆67Updated 3 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Open-source high-performance non-blocking cache☆82Updated last week
- Provides various testers for chisel users☆100Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 9 months ago
- Open-source non-blocking L2 cache☆43Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- Vector Acceleration IP core for RISC-V*☆178Updated 3 weeks ago
- Chisel components for FPGA projects☆124Updated last year
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆98Updated 3 weeks ago
- Chisel/Firrtl execution engine☆153Updated 9 months ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- Chisel Learning Journey☆109Updated 2 years ago
- ☆84Updated 3 weeks ago
- high-performance RTL simulator☆159Updated 11 months ago
- Unit tests generator for RVV 1.0☆85Updated 3 weeks ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆15Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- ☆39Updated last year
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago