Documentation for the BOOM processor
☆47Mar 8, 2017Updated 9 years ago
Alternatives and similar repositories for riscv-boom-doc
Users that are interested in riscv-boom-doc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Work towards a "golden model" of the RISC-V calling convention(s)☆10Oct 2, 2017Updated 8 years ago
- ☆33Oct 4, 2017Updated 8 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- ☆14Jul 14, 2015Updated 10 years ago
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A template for building new projects/platforms using the BOOM core.☆25Jan 14, 2019Updated 7 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆93May 6, 2021Updated 4 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- An executable specification of the RISCV ISA in L3.☆42Mar 1, 2019Updated 7 years ago
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 7 years ago
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,125Mar 11, 2026Updated last month
- Work with disassembled code.☆25Jun 2, 2025Updated 10 months ago
- The root repo for lowRISC project and FPGA demos.☆602Aug 3, 2023Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆372Jul 12, 2017Updated 8 years ago
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- SoC based on RISC V ISA☆10Apr 22, 2022Updated 3 years ago
- The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.☆29Feb 15, 2022Updated 4 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 4 years ago
- scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.☆15Nov 2, 2022Updated 3 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆17Apr 8, 2026Updated last week
- RISC-V Torture Test☆214Jul 11, 2024Updated last year
- This shows a simple ARM bare-metal software implementation for gem5☆19Sep 26, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 9 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Oct 2, 2019Updated 6 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- ☆19Dec 15, 2023Updated 2 years ago
- Benchmark Suite for Embedded SOC's.☆13Oct 27, 2016Updated 9 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆223Jan 23, 2020Updated 6 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- **SCAM ALERT !!!!!!! ALPHABAY VE DARK WEB TURKİSH DOLANDIRICIDIR BU KONUYU AÇANLARDA KENDİLERİDİR UZAK DURUN** **BÜYÜK BİR DOLANDIRICIL…☆10Jul 14, 2023Updated 2 years ago
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆17Apr 7, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆19Oct 28, 2024Updated last year
- educational microarchitectures for risc-v isa☆744Sep 1, 2025Updated 7 months ago
- Rocket Chip Generator☆3,739Feb 25, 2026Updated last month
- A fork of the main Verilator project for development work. The changes here are in preparation for committing back to the main project.☆18Nov 26, 2014Updated 11 years ago
- An advanced automated reasoning tool for memory consistency model specifications.☆25Dec 6, 2021Updated 4 years ago
- A hardware counter profiler for R.☆22Feb 26, 2018Updated 8 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago