Documentation for the BOOM processor
☆47Mar 8, 2017Updated 9 years ago
Alternatives and similar repositories for riscv-boom-doc
Users that are interested in riscv-boom-doc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Work towards a "golden model" of the RISC-V calling convention(s)☆10Oct 2, 2017Updated 9 years ago
- A Style Guide for the Chisel Hardware Construction Language☆110Jul 16, 2021Updated 5 years ago
- ☆36Oct 4, 2017Updated 9 years ago
- A template for building new projects/platforms using the BOOM core.☆24Jan 14, 2019Updated 7 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 10 years ago
- ☆14Jul 14, 2015Updated 11 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,278Updated this week
- SystemVerilog implemention of the TAGE branch predictor☆15May 26, 2021Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆29Nov 21, 2019Updated 6 years ago
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 8 years ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- Overview page for the RISC-V debug task group☆10Mar 23, 2017Updated 9 years ago
- An executable specification of the RISCV ISA in L3.☆44Mar 1, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆19Dec 15, 2023Updated 2 years ago
- MIPS R10000 architecture simulator with C++☆11Jun 8, 2023Updated 3 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆94May 6, 2021Updated 5 years ago
- ☆111Oct 19, 2018Updated 8 years ago
- System on Chip SPARC V8 using leon3 CPU by Gaisler. C++, vhdl, v files.☆11Sep 21, 2012Updated 14 years ago
- educational microarchitectures for risc-v isa☆758Sep 1, 2025Updated last year
- SoC based on RISC V ISA☆10Apr 22, 2022Updated 4 years ago
- Rails information and cheatsheets.☆10Apr 17, 2015Updated 11 years ago
- The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.☆30Feb 15, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 5 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆387Jul 12, 2017Updated 9 years ago
- A parallel, distributed simulator for multicores.☆187Nov 19, 2015Updated 10 years ago
- Native Rust implementation of the FST waveform format from GTKWave.☆15Oct 13, 2026Updated 3 weeks ago
- This shows a simple ARM bare-metal software implementation for gem5☆20Sep 26, 2021Updated 5 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 12 years ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.☆15Nov 2, 2022Updated 4 years ago
- educational microarchitectures for risc-v isa☆68Feb 18, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 7 years ago
- Eudyptula challenge☆10Jun 13, 2014Updated 12 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 9 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Oct 2, 2019Updated 7 years ago
- ☆18Mar 11, 2026Updated 7 months ago
- A RISC-V TestRIG Verification Engine based on QuickCheck☆12Oct 5, 2026Updated 3 weeks ago
- ☆10Jan 30, 2019Updated 7 years ago