ccelio / riscv-boom-docView external linksLinks
Documentation for the BOOM processor
☆47Mar 8, 2017Updated 8 years ago
Alternatives and similar repositories for riscv-boom-doc
Users that are interested in riscv-boom-doc are comparing it to the libraries listed below
Sorting:
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 2 years ago
- ☆14Jul 14, 2015Updated 10 years ago
- A template for building new projects/platforms using the BOOM core.☆25Jan 14, 2019Updated 7 years ago
- ☆33Oct 4, 2017Updated 8 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆91May 6, 2021Updated 4 years ago
- An advanced automated reasoning tool for memory consistency model specifications.☆25Dec 6, 2021Updated 4 years ago
- This shows a simple ARM bare-metal software implementation for gem5☆19Sep 26, 2021Updated 4 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆372Jul 12, 2017Updated 8 years ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,072Feb 5, 2026Updated last week
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- Work towards a "golden model" of the RISC-V calling convention(s)☆10Oct 2, 2017Updated 8 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Feb 2, 2026Updated last week
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆14Feb 26, 2025Updated 11 months ago
- A Flexible Cache Architectural Simulator☆16Sep 16, 2025Updated 4 months ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 2 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.☆28Feb 15, 2022Updated 3 years ago
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 7 years ago
- MOVED TO: https://cirosantilli.com#how-to-teach☆12Jul 27, 2019Updated 6 years ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 9 years ago
- A JavaScript implementation of the Logic Programming System described in section 4.4 of "Structure and Interpretation of Computer Program…☆22Jan 25, 2012Updated 14 years ago
- SoC based on RISC V ISA☆10Apr 22, 2022Updated 3 years ago
- SystemVerilog implemention of the TAGE branch predictor☆13May 26, 2021Updated 4 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 2 years ago
- Proof of Concept for Live Reverse Debugging in LLDB (see wiki)☆14Nov 18, 2025Updated 2 months ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Oct 2, 2019Updated 6 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- Thread safe gcc function entry/exit tracer and call graph generator☆15Dec 22, 2015Updated 10 years ago
- Design space for LLVM/Clang work☆45Jun 14, 2012Updated 13 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 4 years ago
- Benchmark Suite for Embedded SOC's.☆14Oct 27, 2016Updated 9 years ago
- Global Illumination in 2D☆17Jun 9, 2018Updated 7 years ago
- A hardware counter profiler for R.☆22Feb 26, 2018Updated 7 years ago
- Fork of gem5 with a gem5-gpu specific branch. See gem5.org for more information.☆14Jun 7, 2017Updated 8 years ago
- Qemu Etrace☆15May 21, 2024Updated last year
- Some unofficial tools for building FreeBSD images to run in Google Compute Engine☆14Feb 15, 2016Updated 9 years ago
- COATCheck☆13Nov 4, 2018Updated 7 years ago
- scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.☆15Nov 2, 2022Updated 3 years ago