ccelio / riscv-boom-docLinks
Documentation for the BOOM processor
☆47Updated 8 years ago
Alternatives and similar repositories for riscv-boom-doc
Users that are interested in riscv-boom-doc are comparing it to the libraries listed below
Sorting:
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- A template for building new projects/platforms using the BOOM core.☆24Updated 6 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆104Updated 6 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Lipsi: Probably the Smallest Processor in the World☆88Updated last year
- ☆50Updated last month
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- Yet Another RISC-V Implementation☆98Updated last year
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆65Updated 2 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- A Tiny Processor Core☆113Updated 3 months ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆159Updated 3 years ago
- RISC-V Virtual Prototype☆179Updated 10 months ago
- Connectal is a framework for software-driven hardware development.☆174Updated 2 years ago
- A time-predictable processor for mixed-criticality systems☆58Updated 11 months ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆165Updated last week
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- OmniXtend cache coherence protocol☆82Updated 4 months ago
- A 32-bit RISC-V processor for mriscv project☆59Updated 8 years ago