Documentation for the BOOM processor
☆47Mar 8, 2017Updated 9 years ago
Alternatives and similar repositories for riscv-boom-doc
Users that are interested in riscv-boom-doc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Work towards a "golden model" of the RISC-V calling convention(s)☆10Oct 2, 2017Updated 8 years ago
- ☆35Oct 4, 2017Updated 8 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- ☆14Jul 14, 2015Updated 11 years ago
- A Style Guide for the Chisel Hardware Construction Language☆110Jul 16, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A template for building new projects/platforms using the BOOM core.☆24Jan 14, 2019Updated 7 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆94May 6, 2021Updated 5 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,228Updated this week
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 7 years ago
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 5 years ago
- An executable specification of the RISCV ISA in L3.☆44Mar 1, 2019Updated 7 years ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- MIPS R10000 architecture simulator with C++☆11Jun 8, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SoC based on RISC V ISA☆10Apr 22, 2022Updated 4 years ago
- ☆19Dec 15, 2023Updated 2 years ago
- The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.☆30Feb 15, 2022Updated 4 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆383Jul 12, 2017Updated 9 years ago
- This shows a simple ARM bare-metal software implementation for gem5☆20Sep 26, 2021Updated 4 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 4 years ago
- A parallel, distributed simulator for multicores.☆186Nov 19, 2015Updated 10 years ago
- scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.☆15Nov 2, 2022Updated 3 years ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 12 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Oct 2, 2019Updated 6 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 7 years ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- RISC-V Torture Test☆222Jul 11, 2024Updated 2 years ago
- Benchmark Suite for Embedded SOC's.☆13Oct 27, 2016Updated 9 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆224Jan 23, 2020Updated 6 years ago
- Simple machine mode program to probe RISC-V control and status registers☆127Apr 28, 2023Updated 3 years ago
- A Python script to generate a Gantt chart from a (H)JSON input☆35Oct 15, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 13 years ago
- uRV RISC-V core☆19Sep 29, 2015Updated 10 years ago
- educational microarchitectures for risc-v isa☆755Sep 1, 2025Updated last year
- A fork of the main Verilator project for development work. The changes here are in preparation for committing back to the main project.☆18Nov 26, 2014Updated 11 years ago
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 6 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Rocket Chip Generator☆3,854Jun 2, 2026Updated 3 months ago