ccelio / riscv-boom-docLinks
Documentation for the BOOM processor
☆47Updated 8 years ago
Alternatives and similar repositories for riscv-boom-doc
Users that are interested in riscv-boom-doc are comparing it to the libraries listed below
Sorting:
- ☆49Updated 3 months ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆102Updated 6 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- A template for building new projects/platforms using the BOOM core.☆24Updated 6 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆179Updated 3 months ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- A Tiny Processor Core☆110Updated last month
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated last week
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆160Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆155Updated 3 years ago
- Open Processor Architecture☆26Updated 9 years ago
- OmniXtend cache coherence protocol☆82Updated 2 months ago
- A time-predictable processor for mixed-criticality systems☆59Updated 9 months ago
- Consistency checker for memory subsystem traces☆22Updated 8 years ago
- Connectal is a framework for software-driven hardware development.☆172Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- RISC-V Virtual Prototype☆174Updated 8 months ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Updated 2 years ago