Generator Bootcamp Material: Learn Chisel the Right Way
☆1,163Sep 21, 2026Updated 2 weeks ago
Alternatives and similar repositories for chisel-bootcamp
Users that are interested in chisel-bootcamp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A template project for beginning new Chisel work☆708Feb 24, 2026Updated 7 months ago
- Digital Design with Chisel☆940Updated this week
- chisel tutorial exercises and answers☆757Jan 6, 2022Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,807Updated this week
- Rocket Chip Generator☆3,883Sep 13, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Chisel examples and code snippets☆286Aug 1, 2022Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,418Updated this week
- educational microarchitectures for risc-v isa☆759Sep 1, 2025Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆250Apr 29, 2024Updated 2 years ago
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated 2 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆620Aug 9, 2024Updated 2 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,257Updated this week
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆224Jan 23, 2020Updated 6 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆238Jul 3, 2026Updated 3 months ago
- A Style Guide for the Chisel Hardware Construction Language☆110Jul 16, 2021Updated 5 years ago
- RISC-V SoC designed by students in UCAS☆1,560Sep 22, 2026Updated 2 weeks ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- Open-source high-performance RISC-V processor☆7,295Updated this week
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,047Updated this week
- ☆73Oct 3, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,855Mar 24, 2021Updated 5 years ago
- educational microarchitectures for risc-v isa☆68Feb 18, 2019Updated 7 years ago
- Berkeley's Spatial Array Generator☆1,502Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,152Updated this week
- Scala based HDL☆2,051Updated this week
- Chisel Learning Journey☆109Apr 5, 2023Updated 3 years ago
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,281Sep 27, 2026Updated last week
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆392Aug 19, 2026Updated last month
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆956Sep 29, 2026Updated last week
- A teaching-focused RISC-V CPU design used at UC Davis☆157Feb 5, 2023Updated 3 years ago
- Verilator open-source SystemVerilog simulator and lint system☆4,001Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- ☆84Jun 1, 2022Updated 4 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆328Aug 7, 2026Updated 2 months ago