Generator Bootcamp Material: Learn Chisel the Right Way
☆1,142Sep 10, 2024Updated last year
Alternatives and similar repositories for chisel-bootcamp
Users that are interested in chisel-bootcamp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A template project for beginning new Chisel work☆704Feb 24, 2026Updated 4 months ago
- Digital Design with Chisel☆923Updated this week
- chisel tutorial exercises and answers☆755Jan 6, 2022Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,729Updated this week
- Rocket Chip Generator☆3,820Jun 2, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Chisel examples and code snippets☆285Aug 1, 2022Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,335Updated this week
- educational microarchitectures for risc-v isa☆752Sep 1, 2025Updated 10 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆616Aug 9, 2024Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,199Updated this week
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆223Jan 23, 2020Updated 6 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆238Jul 3, 2026Updated 2 weeks ago
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 5 years ago
- RISC-V SoC designed by students in UCAS☆1,536Jun 5, 2026Updated last month
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Open-source high-performance RISC-V processor☆7,149Updated this week
- Berkeley's Spatial Array Generator☆1,402Jun 30, 2026Updated 2 weeks ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,028Jun 26, 2026Updated 3 weeks ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆71Feb 2, 2026Updated 5 months ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,848Mar 24, 2021Updated 5 years ago
- educational microarchitectures for risc-v isa☆68Feb 18, 2019Updated 7 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,024Updated this week
- Scala based HDL☆2,020Updated this week
- Chisel Learning Journey☆109Apr 5, 2023Updated 3 years ago
- Common RTL blocks used in SiFive's projects☆193May 13, 2022Updated 4 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,196Feb 11, 2026Updated 5 months ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆386Jun 14, 2026Updated last month
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆931Jul 8, 2026Updated last week
- A teaching-focused RISC-V CPU design used at UC Davis☆155Feb 5, 2023Updated 3 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,754Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆165Jan 25, 2024Updated 2 years ago
- ☆85Jun 1, 2022Updated 4 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆324Jul 13, 2026Updated last week