Generator Bootcamp Material: Learn Chisel the Right Way
☆1,121Sep 10, 2024Updated last year
Alternatives and similar repositories for chisel-bootcamp
Users that are interested in chisel-bootcamp are comparing it to the libraries listed below
Sorting:
- A template project for beginning new Chisel work☆694Feb 24, 2026Updated 3 weeks ago
- Digital Design with Chisel☆899Mar 13, 2026Updated last week
- chisel tutorial exercises and answers☆748Jan 6, 2022Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,611Updated this week
- Rocket Chip Generator☆3,722Feb 25, 2026Updated 3 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Updated this week
- Chisel examples and code snippets☆271Aug 1, 2022Updated 3 years ago
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆245Apr 29, 2024Updated last year
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,105Mar 11, 2026Updated last week
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆229Feb 19, 2026Updated last month
- RISC-V SoC designed by students in UCAS☆1,516Jan 14, 2026Updated 2 months ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- Berkeley's Spatial Array Generator☆1,251Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,001Mar 9, 2026Updated last week
- Open-source high-performance RISC-V processor☆6,904Updated this week
- ☆71Feb 2, 2026Updated last month
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- educational microarchitectures for risc-v isa☆67Feb 18, 2019Updated 7 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,827Mar 24, 2021Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,845Mar 10, 2026Updated last week
- Scala based HDL☆1,935Updated this week
- Chisel Learning Journey☆109Apr 5, 2023Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,063Feb 11, 2026Updated last month
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆878Updated this week
- A teaching-focused RISC-V CPU design used at UC Davis☆155Feb 5, 2023Updated 3 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,439Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆164Jan 25, 2024Updated 2 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆314Mar 6, 2026Updated 2 weeks ago
- Spike, a RISC-V ISA Simulator☆3,045Updated this week
- Random instruction generator for RISC-V processor verification☆1,262Mar 5, 2026Updated 2 weeks ago
- ☆368Sep 12, 2025Updated 6 months ago