Generator Bootcamp Material: Learn Chisel the Right Way
☆1,147Sep 10, 2024Updated last year
Alternatives and similar repositories for chisel-bootcamp
Users that are interested in chisel-bootcamp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A template project for beginning new Chisel work☆707Feb 24, 2026Updated 5 months ago
- Digital Design with Chisel☆925Jul 21, 2026Updated 2 weeks ago
- chisel tutorial exercises and answers☆757Jan 6, 2022Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,754Updated this week
- Rocket Chip Generator☆3,840Jun 2, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Chisel examples and code snippets☆284Aug 1, 2022Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,350Jul 29, 2026Updated last week
- educational microarchitectures for risc-v isa☆753Sep 1, 2025Updated 11 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆249Apr 29, 2024Updated 2 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,213Jul 22, 2026Updated 2 weeks ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆223Jan 23, 2020Updated 6 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆236Jul 3, 2026Updated last month
- A Style Guide for the Chisel Hardware Construction Language☆110Jul 16, 2021Updated 5 years ago
- RISC-V SoC designed by students in UCAS☆1,542Jun 5, 2026Updated 2 months ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Open-source high-performance RISC-V processor☆7,182Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,032Jun 26, 2026Updated last month
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- ☆71Jul 30, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,850Mar 24, 2021Updated 5 years ago
- educational microarchitectures for risc-v isa☆68Feb 18, 2019Updated 7 years ago
- Berkeley's Spatial Array Generator☆1,418Jun 30, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,060Updated this week
- Scala based HDL☆2,025Updated this week
- Chisel Learning Journey☆109Apr 5, 2023Updated 3 years ago
- Common RTL blocks used in SiFive's projects☆193May 13, 2022Updated 4 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,218Feb 11, 2026Updated 5 months ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆389Jun 14, 2026Updated last month
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆935Updated this week
- A teaching-focused RISC-V CPU design used at UC Davis☆156Feb 5, 2023Updated 3 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,826Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- ☆85Jun 1, 2022Updated 4 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆325Updated this week