Generator Bootcamp Material: Learn Chisel the Right Way
☆1,133Sep 10, 2024Updated last year
Alternatives and similar repositories for chisel-bootcamp
Users that are interested in chisel-bootcamp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A template project for beginning new Chisel work☆698Feb 24, 2026Updated 2 months ago
- Digital Design with Chisel☆915Apr 30, 2026Updated 3 weeks ago
- chisel tutorial exercises and answers☆752Jan 6, 2022Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,661Updated this week
- Rocket Chip Generator☆3,773Apr 21, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,251Apr 29, 2026Updated 3 weeks ago
- Chisel examples and code snippets☆279Aug 1, 2022Updated 3 years ago
- educational microarchitectures for risc-v isa☆748Sep 1, 2025Updated 8 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆609Aug 9, 2024Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,161Mar 11, 2026Updated 2 months ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆235Aug 19, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆223Jan 23, 2020Updated 6 years ago
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆233Apr 16, 2026Updated last month
- RISC-V SoC designed by students in UCAS☆1,527Apr 28, 2026Updated 3 weeks ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Berkeley's Spatial Array Generator☆1,306Mar 29, 2026Updated last month
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,015Updated this week
- Open-source high-performance RISC-V processor☆7,023Updated this week
- ☆71Feb 2, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- educational microarchitectures for risc-v isa☆67Feb 18, 2019Updated 7 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,841Mar 24, 2021Updated 5 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,939May 13, 2026Updated last week
- Scala based HDL☆1,984May 9, 2026Updated last week
- Chisel Learning Journey☆109Apr 5, 2023Updated 3 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,142Feb 11, 2026Updated 3 months ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆905May 10, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A teaching-focused RISC-V CPU design used at UC Davis☆154Feb 5, 2023Updated 3 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,622Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆317Mar 6, 2026Updated 2 months ago
- Spike, a RISC-V ISA Simulator☆3,105Updated this week
- Random instruction generator for RISC-V processor verification☆1,298Apr 3, 2026Updated last month
- ☆379Sep 12, 2025Updated 8 months ago