freechipsproject / chisel-bootcampLinks
Generator Bootcamp Material: Learn Chisel the Right Way
☆1,052Updated 10 months ago
Alternatives and similar repositories for chisel-bootcamp
Users that are interested in chisel-bootcamp are comparing it to the libraries listed below
Sorting:
- chisel tutorial exercises and answers☆736Updated 3 years ago
- Digital Design with Chisel☆852Updated last month
- A template project for beginning new Chisel work☆655Updated 2 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆586Updated 11 months ago
- educational microarchitectures for risc-v isa☆718Updated 4 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,915Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,098Updated 2 months ago
- Random instruction generator for RISC-V processor verification☆1,144Updated last month
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆978Updated 2 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,066Updated 3 years ago
- RISC-V Cores, SoC platforms and SoCs☆894Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,339Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,944Updated 2 months ago
- Flexible Intermediate Representation for RTL☆747Updated 11 months ago
- The Ultra-Low Power RISC-V Core☆1,552Updated this week
- OpenXuantie - OpenC910 Core☆1,296Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,595Updated this week
- VeeR EH1 core☆885Updated 2 years ago
- RISC-V CPU Core (RV32IM)☆1,507Updated 3 years ago
- ☆1,041Updated last month
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆505Updated 8 months ago
- Verilog AXI components for FPGA implementation☆1,779Updated 5 months ago
- The OpenPiton Platform☆721Updated last week
- Scala based HDL☆1,829Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆448Updated this week
- Common SystemVerilog components☆637Updated last week
- synthesiseable ieee 754 floating point library in verilog☆661Updated 2 years ago
- Documentation for XiangShan☆419Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆925Updated 8 months ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆296Updated 7 years ago