freechipsproject / chisel-bootcampLinks
Generator Bootcamp Material: Learn Chisel the Right Way
☆1,068Updated last year
Alternatives and similar repositories for chisel-bootcamp
Users that are interested in chisel-bootcamp are comparing it to the libraries listed below
Sorting:
- chisel tutorial exercises and answers☆735Updated 3 years ago
- Digital Design with Chisel☆863Updated 2 weeks ago
- A template project for beginning new Chisel work☆664Updated last week
- Simple RISC-V 3-stage Pipeline in Chisel☆591Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,981Updated last week
- Random instruction generator for RISC-V processor verification☆1,175Updated this week
- educational microarchitectures for risc-v isa☆719Updated last month
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆994Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,123Updated 4 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,377Updated last week
- 32-bit Superscalar RISC-V CPU☆1,100Updated 4 years ago
- Flexible Intermediate Representation for RTL☆748Updated last year
- RISC-V Cores, SoC platforms and SoCs☆898Updated 4 years ago
- VeeR EH1 core☆898Updated 2 years ago
- The Ultra-Low Power RISC-V Core☆1,610Updated last month
- OpenXuantie - OpenC910 Core☆1,321Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,635Updated 2 weeks ago
- The OpenPiton Platform☆730Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,979Updated 4 months ago
- RISC-V CPU Core (RV32IM)☆1,541Updated 4 years ago
- ☆1,060Updated 3 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆513Updated 10 months ago
- synthesiseable ieee 754 floating point library in verilog☆674Updated 2 years ago
- Verilog AXI components for FPGA implementation☆1,822Updated 7 months ago
- Common SystemVerilog components☆660Updated last week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆967Updated 3 months ago
- Scala based HDL☆1,854Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆440Updated 4 months ago
- Berkeley's Spatial Array Generator☆1,061Updated last month
- Support for Rocket Chip on Zynq FPGAs☆411Updated 6 years ago