freechipsproject / chisel-bootcampLinks
Generator Bootcamp Material: Learn Chisel the Right Way
☆1,042Updated 9 months ago
Alternatives and similar repositories for chisel-bootcamp
Users that are interested in chisel-bootcamp are comparing it to the libraries listed below
Sorting:
- chisel tutorial exercises and answers☆730Updated 3 years ago
- Digital Design with Chisel☆842Updated last month
- A template project for beginning new Chisel work☆645Updated last month
- educational microarchitectures for risc-v isa☆715Updated 3 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆581Updated 10 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,308Updated this week
- Random instruction generator for RISC-V processor verification☆1,135Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,080Updated 3 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,036Updated 3 years ago
- VeeR EH1 core☆883Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,872Updated this week
- Flexible Intermediate Representation for RTL☆745Updated 10 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,568Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆435Updated this week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆966Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆497Updated 6 months ago
- Common SystemVerilog components☆627Updated this week
- The Ultra-Low Power RISC-V Core☆1,517Updated 8 months ago
- Verilog AXI components for FPGA implementation☆1,742Updated 3 months ago
- Chisel examples and code snippets☆254Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆501Updated 4 months ago
- synthesiseable ieee 754 floating point library in verilog☆643Updated 2 years ago
- OpenXuantie - OpenC910 Core☆1,281Updated 11 months ago
- RISC-V Cores, SoC platforms and SoCs☆885Updated 4 years ago
- Scala based HDL☆1,799Updated this week
- Support for Rocket Chip on Zynq FPGAs☆409Updated 6 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆556Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆639Updated last month
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated last month
- Verilog library for ASIC and FPGA designers☆1,300Updated last year