Helper scripts used to clone RISC-V related git repos inside China.
☆16Sep 17, 2020Updated 5 years ago
Alternatives and similar repositories for clone-helpers
Users that are interested in clone-helpers are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Nov 12, 2019Updated 6 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆17Apr 3, 2022Updated 4 years ago
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A fork of the main Verilator project for development work. The changes here are in preparation for committing back to the main project.☆18Nov 26, 2014Updated 11 years ago
- ☆18Jul 9, 2025Updated 11 months ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- SpinalHDL documentation assets (pictures, slides, ...)☆32Dec 10, 2024Updated last year
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- ☆13Jan 20, 2021Updated 5 years ago
- an open source uvm verification platform for e200 (riscv)☆29May 5, 2018Updated 8 years ago
- Chisel Cheatsheet☆37Apr 13, 2023Updated 3 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- Portable C Compiler (CVS mirror)☆12Apr 9, 2012Updated 14 years ago
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 7 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated 2 years ago
- ☆22Feb 22, 2020Updated 6 years ago
- 第四届全国大学生嵌入式比赛SoC☆12Apr 1, 2022Updated 4 years ago
- ☆10Aug 12, 2021Updated 4 years ago
- ☆27Sep 3, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 链家二手房挂牌价爬虫☆10Jul 6, 2022Updated 3 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 6 months ago
- soc integration script and integration smoke script☆24Sep 12, 2022Updated 3 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- SNN on FPGA☆13Apr 26, 2022Updated 4 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆65Jan 13, 2021Updated 5 years ago
- Wrapper for Rocket-Chip on FPGAs☆139Oct 5, 2022Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- symmetric clock tree synthesis for NTV IC design☆11May 8, 2022Updated 4 years ago
- A time-predictable processor for mixed-criticality systems☆62Nov 7, 2024Updated last year
- ☆13Feb 13, 2021Updated 5 years ago
- ☆51Jan 9, 2026Updated 5 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆155Jan 8, 2026Updated 5 months ago
- ☆15May 25, 2026Updated 2 weeks ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago