Helper scripts used to clone RISC-V related git repos inside China.
☆16Sep 17, 2020Updated 6 years ago
Alternatives and similar repositories for clone-helpers
Users that are interested in clone-helpers are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Nov 12, 2019Updated 6 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 8 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 5 years ago
- ☆17Apr 3, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Hardware Description Language Translator☆17Oct 20, 2026Updated last week
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 7 years ago
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated 2 years ago
- Huffman encoder☆10Sep 8, 2013Updated 13 years ago
- GPIO IP core from opencores.☆12May 22, 2014Updated 12 years ago
- A fork of the main Verilator project for development work. The changes here are in preparation for committing back to the main project.☆18Nov 26, 2014Updated 11 years ago
- ☆86Jun 1, 2022Updated 4 years ago
- Bluespec H.264 Decoder☆13Jul 17, 2014Updated 12 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆67Jan 13, 2021Updated 5 years ago
- Universal syntax script for all txt docs, logs and other types☆10Sep 21, 2017Updated 9 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆36Jul 10, 2016Updated 10 years ago
- SpinalHDL documentation assets (pictures, slides, ...)☆32Dec 10, 2024Updated last year
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- ☆19Jul 9, 2025Updated last year
- Light-weight RISC-V RV32IMC microcontroller core.☆103Mar 4, 2017Updated 9 years ago
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- System on Chip SPARC V8 using leon3 CPU by Gaisler. C++, vhdl, v files.☆11Sep 21, 2012Updated 14 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- Windows code for communicating with a VC707 evaluation board running a MIAOW compute unit.☆11Oct 20, 2015Updated 11 years ago
- an open source uvm verification platform for e200 (riscv)☆31May 5, 2018Updated 8 years ago
- ☆13Jan 20, 2021Updated 5 years ago
- Weekly RISC-V Newsletter☆28Nov 29, 2018Updated 7 years ago
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 8 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆158Oct 12, 2026Updated 3 weeks ago
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆75Feb 19, 2020Updated 6 years ago
- 📸 ADCs for faster image sensors☆13Updated this week
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Dec 14, 2020Updated 5 years ago
- Unity, UE4, Python, OSVR, all plugins will be in this repo !☆11Jul 18, 2018Updated 8 years ago
- Littlebuzz微型四轴飞行器遥控器源代码☆12Jan 15, 2017Updated 9 years ago