cnrv/clone-helpers external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

cnrv/clone-helpers

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/cnrv/clone-helpers)

Close

cnrv / clone-helpersView on GitHubMore

• External links
• Readme badge

Helper scripts used to clone RISC-V related git repos inside China.

☆16Sep 17, 2020Updated 5 years ago

Alternatives and similar repositories for clone-helpers

Users that are interested in clone-helpers are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• LvNA-system / EasyDiff-noop

  View on GitHub
  ☆10Nov 12, 2019Updated 6 years ago
• cnrv / rocket-chip-read

  View on GitHub
  Comment on the rocket-chip source code
  ☆179Oct 19, 2018Updated 7 years ago
• dai-pch / FSM

  View on GitHub
  A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.
  ☆13Oct 8, 2021Updated 4 years ago
• freechipsproject / chisel-coverage

  View on GitHub
  A coverage library for Chisel designs
  ☆11Mar 12, 2020Updated 6 years ago
• ZenithalHourlyRate / learn-git-the-not-so-super-hard-way

  View on GitHub
  ☆17Apr 3, 2022Updated 3 years ago
• jeremybennett / verilator

  View on GitHub
  A fork of the main Verilator project for development work. The changes here are in preparation for committing back to the main project.
  ☆18Nov 26, 2014Updated 11 years ago
• SpinalHDL / CocotbLib

  View on GitHub
  ☆18Jul 9, 2025Updated 8 months ago
• vim-scripts / txt.vim

  View on GitHub
  Universal syntax script for all txt docs, logs and other types
  ☆10Sep 21, 2017Updated 8 years ago
• rgwan / kamikaze

  View on GitHub
  Light-weight RISC-V RV32IMC microcontroller core.
  ☆104Mar 4, 2017Updated 9 years ago
• freecores / ahb_master

  View on GitHub
  Generic AHB master stub
  ☆12Jul 17, 2014Updated 11 years ago
• freechipsproject / chisel-cheatsheet

  View on GitHub
  Chisel Cheatsheet
  ☆35Apr 13, 2023Updated 2 years ago
• SpinalHDL / SpinalDoc

  View on GitHub
  SpinalHDL documentation assets (pictures, slides, ...)
  ☆32Dec 10, 2024Updated last year
• KireinaHoro / rocket-zynqmp

  View on GitHub
  ☆13Jan 20, 2021Updated 5 years ago
• panweitao / riscvv

  View on GitHub
  an open source uvm verification platform for e200 (riscv)
  ☆29May 5, 2018Updated 7 years ago
• ucb-bar / chisel-gui

  View on GitHub
  A prototype GUI for chisel-development
  ☆51Jun 9, 2020Updated 5 years ago
• easysoc / layered-firrtl

  View on GitHub
  This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl
  ☆11Nov 3, 2021Updated 4 years ago
• hplp / aes_chisel

  View on GitHub
  Implementation of the Advanced Encryption Standard in Chisel
  ☆19Apr 18, 2022Updated 3 years ago
• OrangeTide / pcc

  View on GitHub
  Portable C Compiler (CVS mirror)
  ☆12Apr 9, 2012Updated 13 years ago
• suraj-srinivas / Huffman-encoder

  View on GitHub
  Huffman encoder
  ☆10Sep 8, 2013Updated 12 years ago
• char-fish-after-lunch / SystemOnCat

  View on GitHub
  An SoC with multiple RISC-V IMA processors.
  ☆19Aug 1, 2018Updated 7 years ago
• diningyo / dirv

  View on GitHub
  This is my first trial project for designing RISC-V in Chisel
  ☆17Apr 29, 2024Updated last year
• pulp-platform / axi2apb

  View on GitHub
  ☆22Feb 22, 2020Updated 6 years ago
• hypocrasy / NPUSoC

  View on GitHub
  第四届全国大学生嵌入式比赛SoC
  ☆11Apr 1, 2022Updated 3 years ago
• andestech / gcc

  View on GitHub
  ☆11Dec 23, 2025Updated 3 months ago
• VR-Tracker / Plugins

  View on GitHub
  Unity, UE4, Python, OSVR, all plugins will be in this repo !
  ☆11Jul 18, 2018Updated 7 years ago
• malapatipoojitha / AHB2APB-Bridge

  View on GitHub
  ☆10Aug 12, 2021Updated 4 years ago
• PeterAaser / tdt4255-chisel-intro

  View on GitHub
  ☆26Sep 3, 2020Updated 5 years ago
• lowRISC / lowrisc-chip

  View on GitHub
  The root repo for lowRISC project and FPGA demos.
  ☆600Aug 3, 2023Updated 2 years ago
• vxot / LianJia

  View on GitHub
  链家二手房挂牌价爬虫
  ☆10Jul 6, 2022Updated 3 years ago
• antmicro / usb-test-suite-cocotb-usb

  View on GitHub
  ☆10Apr 8, 2021Updated 4 years ago
• riscvarchive / riscv-zfinx

  View on GitHub
  ☆12Feb 15, 2024Updated 2 years ago
• hengfengzhang / soc

  View on GitHub
  soc integration script and integration smoke script
  ☆24Sep 12, 2022Updated 3 years ago
• tried42long / Comic-Colorization-with-cGAN

  View on GitHub
  Comic Colorization with cGAN
  ☆14Dec 19, 2018Updated 7 years ago
• Chlorophytus / broccoli

  View on GitHub
  A soft multimedia/graphics processor prototype in Chisel 3
  ☆11May 3, 2023Updated 2 years ago
• Minz9 / SNN-on-FPGA

  View on GitHub
  SNN on FPGA
  ☆12Apr 26, 2022Updated 3 years ago
• mjkkirschner / simpleGPUCore

  View on GitHub
  verilog/FPGA hardware description for very simple GPU
  ☆16Apr 9, 2019Updated 6 years ago
• jerralph / riscv-vip

  View on GitHub
  For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug
  ☆65Jan 13, 2021Updated 5 years ago
• cnrv / fpga-rocket-chip

  View on GitHub
  Wrapper for Rocket-Chip on FPGAs
  ☆136Oct 5, 2022Updated 3 years ago
• erihsu / Sym-CTS

  View on GitHub
  symmetric clock tree synthesis for NTV IC design
  ☆11May 8, 2022Updated 3 years ago