ccelio / chisel-style-guide
A Style Guide for the Chisel Hardware Construction Language
☆107Updated 3 years ago
Alternatives and similar repositories for chisel-style-guide:
Users that are interested in chisel-style-guide are comparing it to the libraries listed below
- Examples for creating AXI-interfaced peripherals in Chisel☆74Updated 9 years ago
- Chisel Learning Journey☆108Updated last year
- A dynamic verification library for Chisel.☆147Updated 4 months ago
- A Chisel RTL generator for network-on-chip interconnects☆189Updated 2 weeks ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆88Updated 11 months ago
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- Network on Chip Implementation written in SytemVerilog☆171Updated 2 years ago
- Pure digital components of a UCIe controller☆57Updated last week
- A Fast, Low-Overhead On-chip Network☆182Updated this week
- Vector processor for RISC-V vector ISA☆116Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆139Updated 3 weeks ago
- Chisel components for FPGA projects☆122Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 6 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆68Updated last week
- Provides dot visualizations of chisel/firrtl circuits☆118Updated last year
- CVA6 SDK containing RISC-V tools and Buildroot☆63Updated 9 months ago
- ☆88Updated last year
- Verilog Configurable Cache☆174Updated 3 months ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- Advanced Architecture Labs with CVA6☆54Updated last year
- Various caches written in Verilog-HDL☆117Updated 9 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆54Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆138Updated last month
- Wrapper for Rocket-Chip on FPGAs☆129Updated 2 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- RISC-V Torture Test☆186Updated 8 months ago
- Altera Advanced Synthesis Cookbook 11.0☆101Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- Bluespec BSV HLHDL tutorial☆103Updated 8 years ago