ccelio / chisel-style-guide
A Style Guide for the Chisel Hardware Construction Language
☆106Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for chisel-style-guide
- Examples for creating AXI-interfaced peripherals in Chisel☆71Updated 9 years ago
- A dynamic verification library for Chisel.☆142Updated last week
- Chisel Learning Journey☆107Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆177Updated this week
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- A Fast, Low-Overhead On-chip Network☆137Updated 3 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆93Updated this week
- ☆75Updated 2 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆62Updated 4 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆113Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆59Updated this week
- ☆75Updated last year
- Vector processor for RISC-V vector ISA☆110Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- Network on Chip Implementation written in SytemVerilog☆158Updated 2 years ago
- Bluespec BSV HLHDL tutorial☆95Updated 8 years ago
- Advanced Architecture Labs with CVA6☆49Updated 10 months ago
- Verilog Configurable Cache☆167Updated 2 months ago
- Basic floating-point components for RISC-V processors☆64Updated 4 years ago
- Various caches written in Verilog-HDL☆113Updated 9 years ago
- Provides various testers for chisel users☆100Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆129Updated 2 weeks ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆176Updated 2 weeks ago
- (System)Verilog to Chisel translator☆106Updated 2 years ago
- educational microarchitectures for risc-v isa☆65Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆56Updated 10 months ago
- An AXI4 crossbar implementation in SystemVerilog☆123Updated last week
- Chisel components for FPGA projects☆119Updated last year
- Wrapper for Rocket-Chip on FPGAs☆125Updated 2 years ago
- ☆62Updated 3 months ago