ccelio / chisel-style-guideLinks
A Style Guide for the Chisel Hardware Construction Language
☆108Updated 4 years ago
Alternatives and similar repositories for chisel-style-guide
Users that are interested in chisel-style-guide are comparing it to the libraries listed below
Sorting:
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- A dynamic verification library for Chisel.☆156Updated 11 months ago
- A Chisel RTL generator for network-on-chip interconnects☆212Updated 2 months ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- Chisel components for FPGA projects☆127Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- Chisel Learning Journey☆110Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆231Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆108Updated 5 months ago
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago
- Verilog Configurable Cache☆184Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Advanced Architecture Labs with CVA6☆68Updated last year
- Provides various testers for chisel users☆99Updated 2 years ago
- Various caches written in Verilog-HDL☆126Updated 10 years ago
- RISC-V Torture Test☆200Updated last year
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆131Updated 7 years ago
- Comment on the rocket-chip source code☆179Updated 7 years ago
- ☆99Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- An AXI4 crossbar implementation in SystemVerilog☆176Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 4 months ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Pure digital components of a UCIe controller☆73Updated 2 weeks ago
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago
- ☆80Updated last year
- Chisel examples and code snippets☆259Updated 3 years ago