A Style Guide for the Chisel Hardware Construction Language
☆109Jul 16, 2021Updated 4 years ago
Alternatives and similar repositories for chisel-style-guide
Users that are interested in chisel-style-guide are comparing it to the libraries listed below
Sorting:
- Chisel examples and code snippets☆268Aug 1, 2022Updated 3 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- Digital Design with Chisel☆898Updated this week
- ☆66Aug 5, 2024Updated last year
- Chisel Cheatsheet☆35Apr 13, 2023Updated 2 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,108Sep 10, 2024Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- A template project for beginning new Chisel work☆691Jan 29, 2026Updated last month
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆227Feb 19, 2026Updated last week
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- chisel tutorial exercises and answers☆747Jan 6, 2022Updated 4 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- ☆26Sep 3, 2020Updated 5 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 2 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- ☆24Dec 4, 2025Updated 2 months ago
- Documentation for the BOOM processor☆47Mar 8, 2017Updated 8 years ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆75Feb 19, 2020Updated 6 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- Chisel components for FPGA projects☆128Sep 19, 2023Updated 2 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Feb 20, 2026Updated last week
- ☆20Updated this week
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- A teaching-focused RISC-V CPU design used at UC Davis☆154Feb 5, 2023Updated 3 years ago
- Towards Hardware and Software Continuous Integration☆13Jun 8, 2020Updated 5 years ago
- ☆11Dec 23, 2025Updated 2 months ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Sep 17, 2025Updated 5 months ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆120Nov 10, 2025Updated 3 months ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago