ccelio / chisel-style-guideLinks
A Style Guide for the Chisel Hardware Construction Language
☆107Updated 3 years ago
Alternatives and similar repositories for chisel-style-guide
Users that are interested in chisel-style-guide are comparing it to the libraries listed below
Sorting:
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- Verilog Configurable Cache☆178Updated 6 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆160Updated this week
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 3 weeks ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- Chisel Learning Journey☆109Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- Advanced Architecture Labs with CVA6☆61Updated last year
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- ☆95Updated last year
- Pure digital components of a UCIe controller☆63Updated this week
- Provides various testers for chisel users☆100Updated 2 years ago
- Various caches written in Verilog-HDL☆124Updated 10 years ago
- ☆42Updated 3 years ago
- Chisel components for FPGA projects☆124Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated 11 months ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago