A Style Guide for the Chisel Hardware Construction Language
☆109Jul 16, 2021Updated 4 years ago
Alternatives and similar repositories for chisel-style-guide
Users that are interested in chisel-style-guide are comparing it to the libraries listed below
Sorting:
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Chisel examples and code snippets☆271Aug 1, 2022Updated 3 years ago
- ☆66Aug 5, 2024Updated last year
- Digital Design with Chisel☆899Mar 13, 2026Updated last week
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- ☆26Sep 3, 2020Updated 5 years ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,121Sep 10, 2024Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 3 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆245Apr 29, 2024Updated last year
- A template project for beginning new Chisel work☆694Feb 24, 2026Updated 3 weeks ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆229Feb 19, 2026Updated last month
- Documentation for the BOOM processor☆47Mar 8, 2017Updated 9 years ago
- Chisel Cheatsheet☆35Apr 13, 2023Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- chisel tutorial exercises and answers☆748Jan 6, 2022Updated 4 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- RISC-V Torture Test☆214Jul 11, 2024Updated last year
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- ☆25Dec 4, 2025Updated 3 months ago
- Tests for example Rocket Custom Coprocessors☆75Feb 19, 2020Updated 6 years ago
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- A teaching-focused RISC-V CPU design used at UC Davis☆155Feb 5, 2023Updated 3 years ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆314Mar 6, 2026Updated 2 weeks ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- Chisel: A Modern Hardware Design Language☆4,611Updated this week
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- ☆20Mar 3, 2026Updated 2 weeks ago
- Chisel HDL example applications☆30Aug 11, 2022Updated 3 years ago
- ☆368Sep 12, 2025Updated 6 months ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 6 years ago