ccelio / chisel-style-guide
A Style Guide for the Chisel Hardware Construction Language
☆106Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for chisel-style-guide
- A dynamic verification library for Chisel.☆140Updated 5 months ago
- A Fast, Low-Overhead On-chip Network☆134Updated 2 weeks ago
- Chisel Learning Journey☆106Updated last year
- Examples for creating AXI-interfaced peripherals in Chisel☆71Updated 8 years ago
- Chisel components for FPGA projects☆119Updated last year
- Network on Chip Implementation written in SytemVerilog☆156Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆176Updated 2 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆90Updated this week
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆140Updated last year
- educational microarchitectures for risc-v isa☆65Updated 5 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆172Updated this week
- ☆73Updated last year
- Vector processor for RISC-V vector ISA☆109Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆58Updated last week
- An AXI4 crossbar implementation in SystemVerilog☆121Updated 5 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆94Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆79Updated 7 months ago
- RISC-V Formal Verification Framework☆107Updated 3 weeks ago
- Verilog Configurable Cache☆167Updated 2 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆113Updated this week
- Basic floating-point components for RISC-V processors☆62Updated 4 years ago
- ☆74Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆58Updated 2 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆61Updated 4 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆54Updated 10 months ago
- ☆61Updated 2 months ago
- (System)Verilog to Chisel translator☆105Updated 2 years ago
- Various caches written in Verilog-HDL☆113Updated 9 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago