Hammer: Highly Agile Masks Made Effortlessly from RTL
☆323Mar 6, 2026Updated 3 months ago
Alternatives and similar repositories for hammer
Users that are interested in hammer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,309Jun 26, 2026Updated last week
- ☆13Feb 13, 2021Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆38Sep 17, 2025Updated 9 months ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆293Jun 18, 2026Updated 2 weeks ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,020Jun 26, 2026Updated last week
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- SKY130 SRAM macros generated by SRAM 22☆22May 7, 2026Updated last month
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Apr 28, 2026Updated 2 months ago
- An abstraction library for interfacing EDA tools☆774Updated this week
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- Next generation CGRA generator☆119May 26, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An open-source static random access memory (SRAM) compiler.☆1,084Jun 27, 2026Updated last week
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆90Mar 17, 2026Updated 3 months ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆460Apr 5, 2026Updated 2 months ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Modular hardware build system☆1,172Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆671Jun 16, 2026Updated 2 weeks ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆113Feb 2, 2021Updated 5 years ago
- magma circuits☆263Oct 19, 2024Updated last year
- A configurable SRAM generator☆65Updated this week
- Database and Tool Framework for EDA☆126Jan 25, 2021Updated 5 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆299Jun 16, 2026Updated 2 weeks ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆301Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆165Jan 25, 2024Updated 2 years ago
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated last year
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆431Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- ☆92May 29, 2026Updated last month
- Rocket Chip Generator☆3,803Jun 2, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆464Updated this week
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆239Updated this week