ucb-bar / hammerLinks
Hammer: Highly Agile Masks Made Effortlessly from RTL
☆286Updated 3 months ago
Alternatives and similar repositories for hammer
Users that are interested in hammer are comparing it to the libraries listed below
Sorting:
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated 3 weeks ago
- SystemVerilog synthesis tool☆208Updated 5 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆338Updated this week
- Build Customized FPGA Implementations for Vivado☆335Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆229Updated 3 weeks ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆207Updated 2 weeks ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆182Updated 5 years ago
- SystemRDL 2.0 language compiler front-end☆257Updated 3 weeks ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated 11 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆155Updated last month
- A Fast, Low-Overhead On-chip Network☆221Updated 3 weeks ago
- ☆178Updated 5 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆407Updated 3 weeks ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆173Updated 9 months ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- A dynamic verification library for Chisel.☆154Updated 9 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 9 months ago
- A Chisel RTL generator for network-on-chip interconnects☆207Updated this week
- A complete open-source design-for-testing (DFT) Solution☆164Updated 2 months ago
- VeeR EL2 Core☆294Updated last week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆279Updated 4 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆525Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆598Updated last week
- Verilog Configurable Cache☆181Updated 8 months ago
- Logic synthesis and ABC based optimization☆49Updated 2 weeks ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆381Updated last month
- Network on Chip Implementation written in SytemVerilog☆188Updated 2 years ago
- Ariane is a 6-stage RISC-V CPU☆142Updated 5 years ago
- ☆336Updated 11 months ago