ucb-bar / hammerLinks
Hammer: Highly Agile Masks Made Effortlessly from RTL
☆296Updated 2 weeks ago
Alternatives and similar repositories for hammer
Users that are interested in hammer are comparing it to the libraries listed below
Sorting:
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆269Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆344Updated last week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆189Updated 5 years ago
- Build Customized FPGA Implementations for Vivado☆341Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆234Updated last month
- SystemVerilog synthesis tool☆215Updated 7 months ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 weeks ago
- ☆201Updated 7 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated this week
- ☆178Updated 4 years ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- SystemRDL 2.0 language compiler front-end☆261Updated last month
- Tile based architecture designed for computing efficiency, scalability and generality☆269Updated last month
- A complete open-source design-for-testing (DFT) Solution☆164Updated last month
- magma circuits☆262Updated last year
- A dynamic verification library for Chisel.☆156Updated 11 months ago
- VeeR EL2 Core☆299Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆422Updated last month
- Qflow full end-to-end digital synthesis flow for ASIC designs☆219Updated 11 months ago
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago
- Verilog Configurable Cache☆184Updated last week
- Fabric generator and CAD tools.☆197Updated last week
- ☆349Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- Ariane is a 6-stage RISC-V CPU☆149Updated 5 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆142Updated last year
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆363Updated last week