ucb-bar / hammerLinks
Hammer: Highly Agile Masks Made Effortlessly from RTL
☆281Updated 2 weeks ago
Alternatives and similar repositories for hammer
Users that are interested in hammer are comparing it to the libraries listed below
Sorting:
- Test suite designed to check compliance with the SystemVerilog standard.☆324Updated this week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆254Updated 3 months ago
- VeeR EL2 Core☆278Updated 2 weeks ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 8 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆218Updated 2 weeks ago
- SystemVerilog synthesis tool☆194Updated 2 months ago
- Build Customized FPGA Implementations for Vivado☆320Updated this week
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆135Updated last year
- A complete open-source design-for-testing (DFT) Solution☆153Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆497Updated 3 months ago
- ☆326Updated 8 months ago
- Fabric generator and CAD tools.☆185Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆455Updated 3 weeks ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆176Updated 5 years ago
- ☆165Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆393Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆212Updated 7 months ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆575Updated this week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 6 months ago
- Common SystemVerilog components☆623Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆280Updated last week
- RISC-V Torture Test☆195Updated 10 months ago
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆330Updated last week
- SystemRDL 2.0 language compiler front-end☆250Updated 2 months ago