Hammer: Highly Agile Masks Made Effortlessly from RTL
☆313Feb 20, 2026Updated last week
Alternatives and similar repositories for hammer
Users that are interested in hammer are comparing it to the libraries listed below
Sorting:
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆284Dec 8, 2025Updated 2 months ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- ☆13Feb 13, 2021Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 5 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆997Feb 25, 2026Updated last week
- Next generation CGRA generator☆118Feb 14, 2026Updated 2 weeks ago
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated 2 weeks ago
- An open-source static random access memory (SRAM) compiler.☆1,012Jan 16, 2026Updated last month
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Oct 9, 2025Updated 4 months ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆445Aug 24, 2025Updated 6 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated last week
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- ☆114Feb 2, 2021Updated 5 years ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆296Nov 17, 2025Updated 3 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆162Jan 25, 2024Updated 2 years ago
- Modular hardware build system☆1,130Updated this week
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- SKY130 SRAM macros generated by SRAM 22☆19Aug 19, 2025Updated 6 months ago
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated 2 months ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- Open-source FPGA research and prototyping framework.☆210Aug 8, 2024Updated last year
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆395Feb 25, 2026Updated last week
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Oct 22, 2025Updated 4 months ago
- ☆87Jan 30, 2026Updated last month