Hammer: Highly Agile Masks Made Effortlessly from RTL
☆315Mar 6, 2026Updated last month
Alternatives and similar repositories for hammer
Users that are interested in hammer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,234Updated this week
- ☆13Feb 13, 2021Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 7 months ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆102Nov 22, 2019Updated 6 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆290Dec 8, 2025Updated 4 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,012Updated this week
- A Library of Chisel3 Tools for Digital Signal Processing☆247Apr 29, 2024Updated 2 years ago
- SKY130 SRAM macros generated by SRAM 22☆21Aug 19, 2025Updated 8 months ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Updated this week
- An abstraction library for interfacing EDA tools☆762Apr 24, 2026Updated last week
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- Next generation CGRA generator☆120Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- An open-source static random access memory (SRAM) compiler.☆1,052Updated this week
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆89Mar 17, 2026Updated last month
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆450Apr 5, 2026Updated last month
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- Modular hardware build system☆1,156Updated this week
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Updated this week
- ☆114Feb 2, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- A configurable SRAM generator☆62Mar 4, 2026Updated 2 months ago
- Database and Tool Framework for EDA☆125Jan 25, 2021Updated 5 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆289Mar 30, 2026Updated last month
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆299Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- Open-source FPGA research and prototyping framework.☆211Aug 8, 2024Updated last year
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆418Apr 28, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- ☆90Apr 21, 2026Updated 2 weeks ago
- Rocket Chip Generator☆3,750Apr 21, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆458Apr 5, 2026Updated last month
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆236Updated this week