educational microarchitectures for risc-v isa
☆68Feb 18, 2019Updated 7 years ago
Alternatives and similar repositories for riscv-sodor
Users that are interested in riscv-sodor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- educational microarchitectures for risc-v isa☆754Sep 1, 2025Updated last year
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆224Jan 23, 2020Updated 6 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 7 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated 2 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- MIDAS Public Release☆11Nov 27, 2018Updated 7 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,155Sep 10, 2024Updated 2 years ago
- Platform Level Interrupt Controller☆50May 10, 2024Updated 2 years ago
- A Simple As Possible RISCV-32I core with debug module.☆42Dec 1, 2019Updated 6 years ago
- Chisel Learning Journey☆109Apr 5, 2023Updated 3 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 6 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- The root repo for lowRISC project and FPGA demos.☆600Aug 3, 2023Updated 3 years ago
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- Basic assembler for the basic CPU at https://embeddedmicro.com/tutorials/lucid/basic-cpu☆14Aug 19, 2015Updated 11 years ago
- Support for Rocket Chip on Zynq FPGAs☆424Jan 29, 2019Updated 7 years ago
- Tests for example Rocket Custom Coprocessors☆75Feb 19, 2020Updated 6 years ago
- Host software for running SSITH processors on AWS F1 FPGAs☆20Jul 20, 2021Updated 5 years ago
- Rocket Chip Generator☆3,864Jun 2, 2026Updated 3 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A Library of Chisel3 Tools for Digital Signal Processing☆250Apr 29, 2024Updated 2 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆325Aug 7, 2026Updated last month
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- ☆1,241Aug 14, 2026Updated 3 weeks ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 8 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- Lipsi: Probably the Smallest Processor in the World☆90Apr 15, 2024Updated 2 years ago
- Binomial model☆12Aug 28, 2019Updated 7 years ago
- Yocto layer to support the Parallella board from Adapteva☆20Oct 20, 2019Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆42Oct 26, 2021Updated 4 years ago
- OmniXtend cache coherence protocol☆85Jun 10, 2025Updated last year
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆109Nov 14, 2018Updated 7 years ago
- [WIP] A tiny RISC-V hypervisor software written in Rust☆27Dec 8, 2020Updated 5 years ago
- A template project for beginning new Chisel work☆708Feb 24, 2026Updated 6 months ago
- Source files for SiFive's Freedom platforms☆1,147Jul 17, 2026Updated last month
- Contains commonly used UVM components (agents, environments and tests).☆33Aug 17, 2018Updated 8 years ago