educational microarchitectures for risc-v isa
☆68Feb 18, 2019Updated 7 years ago
Alternatives and similar repositories for riscv-sodor
Users that are interested in riscv-sodor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Chisel Learning Journey☆110Apr 5, 2023Updated 3 years ago
- educational microarchitectures for risc-v isa☆759Sep 1, 2025Updated last year
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 8 years ago
- A Simple As Possible RISCV-32I core with debug module.☆42Dec 1, 2019Updated 6 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated 2 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- Tests for example Rocket Custom Coprocessors☆75Feb 19, 2020Updated 6 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆251Apr 29, 2024Updated 2 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,172Sep 21, 2026Updated last month
- ☆13Feb 13, 2021Updated 5 years ago
- MIDAS Public Release☆11Nov 27, 2018Updated 7 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Support for Rocket Chip on Zynq FPGAs☆425Jan 29, 2019Updated 7 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Floating point modules for CHISEL☆32Nov 2, 2014Updated 12 years ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆622Aug 9, 2024Updated 2 years ago
- Platform Level Interrupt Controller☆51May 10, 2024Updated 2 years ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 10 years ago
- 针对RISC-V Rocket Chip结构级模拟器的一些benchmark以及编译脚本☆10Nov 5, 2017Updated 9 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Nov 15, 2015Updated 11 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Rocket Chip Generator☆3,906Sep 13, 2026Updated 2 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆330Aug 7, 2026Updated 3 months ago
- A template project for beginning new Chisel work☆710Feb 24, 2026Updated 8 months ago
- Common RTL blocks used in SiFive's projects☆195May 13, 2022Updated 4 years ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- chisel tutorial exercises and answers☆760Jan 6, 2022Updated 4 years ago
- RISC-V Formal Verification Framework☆635Apr 6, 2022Updated 4 years ago
- ☆111Oct 19, 2018Updated 8 years ago
- Lipsi: Probably the Smallest Processor in the World☆90Apr 15, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 9 years ago
- RISC-V instruction encoding/decoding☆12Mar 22, 2023Updated 3 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆29Nov 21, 2019Updated 6 years ago
- ☆42Oct 26, 2021Updated 5 years ago
- ☆1,263Oct 19, 2026Updated 3 weeks ago
Are these results useful?