librecores / riscv-sodorLinks
educational microarchitectures for risc-v isa
☆66Updated 6 years ago
Alternatives and similar repositories for riscv-sodor
Users that are interested in riscv-sodor are comparing it to the libraries listed below
Sorting:
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- Chisel Learning Journey☆110Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- ☆187Updated last year
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆102Updated 6 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated 2 months ago
- An Open-Source Design and Verification Environment for RISC-V☆83Updated 4 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- RISC-V Torture Test☆196Updated last year
- Yet Another RISC-V Implementation☆97Updated 11 months ago
- ☆97Updated last year
- A dynamic verification library for Chisel.☆155Updated 10 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated 11 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆173Updated 5 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 4 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated 3 weeks ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Clarvi simple RISC-V processor for teaching☆58Updated 8 years ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- Provides various testers for chisel users☆100Updated 2 years ago
- Chisel components for FPGA projects☆126Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆161Updated 5 years ago
- RISC-V Virtual Prototype☆177Updated 9 months ago
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆126Updated last month