librecores / riscv-sodor
educational microarchitectures for risc-v isa
☆66Updated 6 years ago
Alternatives and similar repositories for riscv-sodor:
Users that are interested in riscv-sodor are comparing it to the libraries listed below
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 4 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 5 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆61Updated 8 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆74Updated 9 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 6 months ago
- ☆168Updated last year
- A dynamic verification library for Chisel.☆146Updated 4 months ago
- Lipsi: Probably the Smallest Processor in the World☆83Updated 10 months ago
- Chisel Learning Journey☆108Updated last year
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆58Updated 4 years ago
- Basic floating-point components for RISC-V processors☆64Updated 5 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆70Updated 5 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆66Updated this week
- Yet Another RISC-V Implementation☆89Updated 5 months ago
- A Tiny Processor Core☆107Updated this week
- ☆88Updated last year
- Setup scripts and files needed to compile CoreMark on RISC-V☆64Updated 7 months ago
- Chisel components for FPGA projects☆121Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆100Updated 6 years ago
- A Fast, Low-Overhead On-chip Network☆181Updated 2 weeks ago
- Network on Chip Implementation written in SytemVerilog☆169Updated 2 years ago
- (System)Verilog to Chisel translator☆111Updated 2 years ago
- An Open-Source Design and Verification Environment for RISC-V☆78Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- Bluespec BSV HLHDL tutorial☆102Updated 8 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆169Updated 7 months ago