educational microarchitectures for risc-v isa
☆67Feb 18, 2019Updated 7 years ago
Alternatives and similar repositories for riscv-sodor
Users that are interested in riscv-sodor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- educational microarchitectures for risc-v isa☆744Sep 1, 2025Updated 7 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆223Jan 23, 2020Updated 6 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated last year
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,124Sep 10, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Platform Level Interrupt Controller☆47May 10, 2024Updated last year
- A Simple As Possible RISCV-32I core with debug module.☆42Dec 1, 2019Updated 6 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆606Aug 9, 2024Updated last year
- Chisel Learning Journey☆109Apr 5, 2023Updated 3 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆102Nov 22, 2019Updated 6 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- The root repo for lowRISC project and FPGA demos.☆602Aug 3, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Support for Rocket Chip on Zynq FPGAs☆420Jan 29, 2019Updated 7 years ago
- RISC-V Formal Verification Framework☆629Apr 6, 2022Updated 4 years ago
- Basic assembler for the basic CPU at https://embeddedmicro.com/tutorials/lucid/basic-cpu☆15Aug 19, 2015Updated 10 years ago
- the actual epiphany backend☆20May 18, 2013Updated 12 years ago
- Host software for running SSITH processors on AWS F1 FPGAs☆20Jul 20, 2021Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆75Feb 19, 2020Updated 6 years ago
- Rocket Chip Generator☆3,739Feb 25, 2026Updated last month
- A Library of Chisel3 Tools for Digital Signal Processing☆245Apr 29, 2024Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆315Mar 6, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- ☆1,164Mar 24, 2026Updated 3 weeks ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 8 years ago
- OmniXtend cache coherence protocol☆84Jun 10, 2025Updated 10 months ago
- Binomial model☆12Aug 28, 2019Updated 6 years ago
- Lipsi: Probably the Smallest Processor in the World☆88Apr 15, 2024Updated 2 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆108Nov 14, 2018Updated 7 years ago
- RISC-V Rocket on the Digilent Zybo Board☆21Aug 6, 2014Updated 11 years ago
- [WIP] A tiny RISC-V hypervisor software written in Rust☆27Dec 8, 2020Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A template project for beginning new Chisel work☆696Feb 24, 2026Updated last month
- Contains commonly used UVM components (agents, environments and tests).☆33Aug 17, 2018Updated 7 years ago
- SpinalHDL documentation assets (pictures, slides, ...)☆32Dec 10, 2024Updated last year
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 7 years ago
- Verilator open-source SystemVerilog simulator and lint system☆23Apr 10, 2026Updated last week
- Research Artifact for HPCA'24 Paper: *Modeling, Derivation, and Automated Analysis of Branch Predictor Security Vulnerabilities*.☆11Oct 30, 2025Updated 5 months ago
- Simple machine mode program to probe RISC-V control and status registers☆127Apr 28, 2023Updated 2 years ago