freechipsproject / diagrammerView external linksLinks
Provides dot visualizations of chisel/firrtl circuits
☆123Apr 14, 2023Updated 2 years ago
Alternatives and similar repositories for diagrammer
Users that are interested in diagrammer are comparing it to the libraries listed below
Sorting:
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- ☆13Feb 13, 2021Updated 5 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- Chisel Learning Journey☆108Apr 5, 2023Updated 2 years ago
- A template project for beginning new Chisel work☆690Jan 29, 2026Updated 2 weeks ago
- Provides various testers for chisel users☆100Jan 12, 2023Updated 3 years ago
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- ☆20Sep 24, 2025Updated 4 months ago
- Chisel examples and code snippets☆266Aug 1, 2022Updated 3 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆49Jan 12, 2023Updated 3 years ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- Chisel components for FPGA projects☆128Sep 19, 2023Updated 2 years ago
- Chisel Cheatsheet☆35Apr 13, 2023Updated 2 years ago
- chisel tutorial exercises and answers☆743Jan 6, 2022Updated 4 years ago
- Scala based HDL☆1,922Updated this week
- Lightweight re-packaging of AsyncQueue library from rocket-chip☆19Jun 23, 2023Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 6 years ago
- Hardware design with Chisel☆35Feb 9, 2023Updated 3 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,109Sep 10, 2024Updated last year
- educational microarchitectures for risc-v isa☆737Sep 1, 2025Updated 5 months ago
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated last year
- The specification for the FIRRTL language☆62Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆163Jan 25, 2024Updated 2 years ago
- RISC-V Torture Test☆213Jul 11, 2024Updated last year
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆59Oct 1, 2023Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,138Updated this week