freechipsproject / diagrammerLinks
Provides dot visualizations of chisel/firrtl circuits
☆122Updated 2 years ago
Alternatives and similar repositories for diagrammer
Users that are interested in diagrammer are comparing it to the libraries listed below
Sorting:
- Provides various testers for chisel users☆100Updated 2 years ago
- A dynamic verification library for Chisel.☆159Updated last year
- Chisel Learning Journey☆111Updated 2 years ago
- Chisel components for FPGA projects☆127Updated 2 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆241Updated last year
- Chisel/Firrtl execution engine☆153Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆232Updated last year
- ☆87Updated 2 weeks ago
- For contributions of Chisel IP to the chisel community.☆69Updated last year
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- Chisel examples and code snippets☆263Updated 3 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆159Updated last year
- A basic SpinalHDL project☆86Updated 3 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆180Updated 7 months ago
- Labs to learn SpinalHDL☆151Updated last year
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- A Chisel RTL generator for network-on-chip interconnects☆223Updated last month
- Advanced Interface Bus (AIB) die-to-die hardware open source☆144Updated last year
- A prototype GUI for chisel-development☆51Updated 5 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆307Updated 2 months ago
- RISC-V Virtual Prototype☆182Updated last year
- OpenSoC Fabric - A Network-On-Chip Generator☆174Updated 5 years ago
- An Open-Source Design and Verification Environment for RISC-V☆85Updated 4 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆166Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆190Updated 2 years ago
- RISC-V Torture Test☆204Updated last year
- Comment on the rocket-chip source code☆179Updated 7 years ago