freechipsproject / diagrammerLinks
Provides dot visualizations of chisel/firrtl circuits
☆121Updated 2 years ago
Alternatives and similar repositories for diagrammer
Users that are interested in diagrammer are comparing it to the libraries listed below
Sorting:
- Provides various testers for chisel users☆99Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- A dynamic verification library for Chisel.☆155Updated 11 months ago
- Chisel components for FPGA projects☆126Updated 2 years ago
- Chisel Learning Journey☆110Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆237Updated last year
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Chisel/Firrtl execution engine☆153Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- ☆85Updated 3 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- ☆98Updated 2 years ago
- Chisel examples and code snippets☆258Updated 3 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- ☆80Updated last year
- Labs to learn SpinalHDL☆149Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆211Updated last month
- ☆189Updated last year
- RISC-V Verification Interface☆107Updated 2 weeks ago
- Useful utilities for BAR projects☆32Updated last year
- Verilog Configurable Cache☆184Updated 10 months ago
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆163Updated 5 years ago