freechipsproject / diagrammerLinks
Provides dot visualizations of chisel/firrtl circuits
☆120Updated 2 years ago
Alternatives and similar repositories for diagrammer
Users that are interested in diagrammer are comparing it to the libraries listed below
Sorting:
- Provides various testers for chisel users☆100Updated 2 years ago
- A dynamic verification library for Chisel.☆155Updated 10 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Chisel components for FPGA projects☆126Updated 2 years ago
- Chisel Learning Journey☆110Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆239Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Updated last year
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Chisel examples and code snippets☆259Updated 3 years ago
- Chisel/Firrtl execution engine☆154Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 4 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- A Chisel RTL generator for network-on-chip interconnects☆210Updated last month
- Verilog Configurable Cache☆182Updated 9 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated 11 months ago
- RISC-V Torture Test☆197Updated last year
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- For contributions of Chisel IP to the chisel community.☆65Updated 10 months ago
- Labs to learn SpinalHDL☆149Updated last year
- ☆86Updated 3 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- ☆187Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Vector processor for RISC-V vector ISA☆127Updated 4 years ago
- RISC-V Verification Interface☆103Updated 3 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆105Updated 4 months ago
- OpenSoC Fabric - A Network-On-Chip Generator☆172Updated 5 years ago
- RISC-V Virtual Prototype☆177Updated 9 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆292Updated 4 months ago