Provides dot visualizations of chisel/firrtl circuits
☆123Apr 14, 2023Updated 3 years ago
Alternatives and similar repositories for diagrammer
Users that are interested in diagrammer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- (System)Verilog to Chisel translator☆125May 20, 2022Updated 4 years ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Mar 2, 2023Updated 3 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆73Sep 17, 2026Updated last month
- A Library of Chisel3 Tools for Digital Signal Processing☆251Apr 29, 2024Updated 2 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- A scala based simulator for circuits described by a LoFirrtl file☆51Jan 12, 2023Updated 3 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- Chisel Cheatsheet☆37Apr 13, 2023Updated 3 years ago
- Chisel Learning Journey☆109Apr 5, 2023Updated 3 years ago
- ☆139May 13, 2022Updated 4 years ago
- ☆21Mar 3, 2026Updated 8 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A template project for beginning new Chisel work☆709Feb 24, 2026Updated 8 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆621Aug 9, 2024Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- A Style Guide for the Chisel Hardware Construction Language☆110Jul 16, 2021Updated 5 years ago
- Common RTL blocks used in SiFive's projects☆195May 13, 2022Updated 4 years ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 3 months ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- Chisel examples and code snippets☆289Aug 1, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- The specification for the FIRRTL language☆68Oct 29, 2026Updated last week
- chisel tutorial exercises and answers☆759Jan 6, 2022Updated 4 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 8 years ago
- educational microarchitectures for risc-v isa☆759Sep 1, 2025Updated last year
- Chisel: A Modern Hardware Design Language☆4,828Updated this week
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated 2 years ago