☆311Feb 6, 2026Updated 3 weeks ago
Alternatives and similar repositories for t1
Users that are interested in t1 are comparing it to the libraries listed below
Sorting:
- Nix template for the chisel-based industrial designing flows.☆52Apr 23, 2025Updated 10 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated last month
- Chisel RISC-V Vector 1.0 Implementation☆133Feb 25, 2026Updated last week
- Unit tests generator for RVV 1.0☆103Nov 11, 2025Updated 3 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆65Updated this week
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆495Nov 27, 2025Updated 3 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆145Jan 27, 2026Updated last month
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆871Jan 31, 2026Updated last month
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆164Feb 11, 2025Updated last year
- An open-source EDA infrastructure and tools from netlist to GDS☆490Jan 10, 2026Updated last month
- RISC-V Architecture Profiles☆175Feb 18, 2026Updated 2 weeks ago
- ☆25Dec 4, 2025Updated 3 months ago
- A Rocket-based RISC-V superscalar in-order core☆38Feb 24, 2026Updated last week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆203Feb 18, 2026Updated 2 weeks ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆199Oct 14, 2024Updated last year
- ☆33Mar 20, 2025Updated 11 months ago
- RISC-V Matrix Specification☆23Dec 2, 2024Updated last year
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- ☆67Updated this week
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Feb 3, 2026Updated last month
- Modern co-simulation framework for RISC-V CPUs☆172Updated this week
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- Vector processor for RISC-V vector ISA☆137Oct 19, 2020Updated 5 years ago
- ☆1,908Updated this week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆34Updated this week
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- upstream: https://github.com/RALC88/gem5☆33May 30, 2023Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 3 months ago
- Digital Design with Chisel☆898Updated this week
- RISC-V Formal Verification Framework☆178Jan 19, 2026Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- ☆22Nov 3, 2025Updated 4 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 3 months ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 2 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆234Jan 14, 2026Updated last month
- ☆52Jan 16, 2025Updated last year