chipsalliance / t1
☆255Updated this week
Alternatives and similar repositories for t1:
Users that are interested in t1 are comparing it to the libraries listed below
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆158Updated 2 months ago
- Vector Acceleration IP core for RISC-V*☆170Updated this week
- ☆275Updated this week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆148Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆222Updated 3 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆230Updated last week
- CORE-V Family of RISC-V Cores☆240Updated last month
- Tile based architecture designed for computing efficiency, scalability and generality☆246Updated last week
- Instruction Set Generator initially contributed by Futurewei☆273Updated last year
- Self checking RISC-V directed tests☆102Updated 2 weeks ago
- RISC-V Torture Test☆183Updated 8 months ago
- VeeR EL2 Core☆266Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆99Updated this week
- RISC-V Formal Verification Framework☆129Updated this week
- ☆310Updated 6 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆326Updated this week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆105Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆246Updated 4 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆459Updated last month
- ☆129Updated last year
- Unit tests generator for RVV 1.0☆78Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆184Updated this week
- A Fast, Low-Overhead On-chip Network☆181Updated 2 weeks ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 6 months ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆150Updated 2 years ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆219Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆84Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆225Updated 4 months ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆287Updated this week
- A Linux-capable RISC-V multicore for and by the world☆667Updated last week