☆324Jul 22, 2026Updated 2 months ago
Alternatives and similar repositories for t1
Users that are interested in t1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Scala parser to parse riscv/riscv-opcodes generate☆26Jan 21, 2026Updated 8 months ago
- Nix template for the chisel-based industrial designing flows.☆58Jul 21, 2026Updated 2 months ago
- Chisel RISC-V Vector 1.0 Implementation☆158Updated this week
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 8 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆80Oct 3, 2026Updated last week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆552Updated this week
- Unit tests generator for RVV 1.0☆118May 25, 2026Updated 4 months ago
- ☆15Jul 28, 2026Updated 2 months ago
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆41Feb 6, 2024Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆957Updated this week
- ☆86Oct 5, 2026Updated last week
- RISC-V Matrix Specification☆27Dec 2, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆37Mar 20, 2025Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆154Aug 14, 2026Updated last month
- An open-source EDA infrastructure and tools from netlist to GDS☆550Jul 9, 2026Updated 3 months ago
- ☆28Dec 4, 2025Updated 10 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆187Apr 1, 2026Updated 6 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆264Updated this week
- Modern co-simulation framework for RISC-V CPUs☆187Updated this week
- Open-source non-blocking L2 cache☆66Sep 16, 2026Updated 3 weeks ago
- Vector processor for RISC-V vector ISA☆147Oct 19, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆220Sep 24, 2026Updated 2 weeks ago
- RISC-V Architecture Profiles☆192Jul 21, 2026Updated 2 months ago
- upstream: https://github.com/RALC88/gem5☆34May 30, 2023Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆73Sep 17, 2026Updated 3 weeks ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 10 months ago
- Digital Design with Chisel☆940Oct 5, 2026Updated last week
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Triton-RISCV: Triton Compiler for RISC-V Platforms☆32Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simple RISC-V 3-stage Pipeline in Chisel☆620Aug 9, 2024Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆250Apr 29, 2024Updated 2 years ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆674Aug 13, 2024Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆42Aug 31, 2026Updated last month
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆259Updated this week
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,808Updated this week