☆318May 13, 2026Updated last month
Alternatives and similar repositories for t1
Users that are interested in t1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Nix template for the chisel-based industrial designing flows.☆57Apr 23, 2025Updated last year
- The Scala parser to parse riscv/riscv-opcodes generate☆25Jan 21, 2026Updated 4 months ago
- Unit tests generator for RVV 1.0☆113May 25, 2026Updated 2 weeks ago
- Chisel RISC-V Vector 1.0 Implementation☆147Apr 23, 2026Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆524Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆72Jun 2, 2026Updated last week
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆151Apr 19, 2026Updated last month
- Vector processor for RISC-V vector ISA☆138Oct 19, 2020Updated 5 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆915Updated this week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- RISC-V Matrix Specification☆26Dec 2, 2024Updated last year
- ☆36Mar 20, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A matrix extension proposal for AI applications under RISC-V architecture☆183Apr 1, 2026Updated 2 months ago
- An open-source EDA infrastructure and tools from netlist to GDS☆515Mar 11, 2026Updated 3 months ago
- ☆26Dec 4, 2025Updated 6 months ago
- Modern co-simulation framework for RISC-V CPUs☆178Updated this week
- Open-source non-blocking L2 cache☆62Updated this week
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated 2 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆253May 29, 2026Updated 2 weeks ago
- high-performance RTL simulator☆193Jun 19, 2024Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆39Jun 7, 2026Updated last week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆27Mar 8, 2026Updated 3 months ago
- RISC-V Architecture Profiles☆188Apr 22, 2026Updated last month
- ☆73May 11, 2026Updated last month
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆229Updated this week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆215Oct 14, 2024Updated last year
- upstream: https://github.com/RALC88/gem5☆33May 30, 2023Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆40Mar 11, 2026Updated 3 months ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 6 months ago
- For contributions of Chisel IP to the chisel community.☆73Nov 7, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 4 months ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Digital Design with Chisel☆920Apr 30, 2026Updated last month
- ☆2,092Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆612Aug 9, 2024Updated last year
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆651Aug 13, 2024Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆249Apr 29, 2024Updated 2 years ago