chipsalliance / t1Links
☆291Updated this week
Alternatives and similar repositories for t1
Users that are interested in t1 are comparing it to the libraries listed below
Sorting:
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆180Updated last week
- Vector Acceleration IP core for RISC-V*☆184Updated 5 months ago
- ☆298Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- Chisel RISC-V Vector 1.0 Implementation☆114Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆269Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆291Updated last week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- Unit tests generator for RVV 1.0☆92Updated last month
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆185Updated this week
- An energy-efficient RISC-V floating-point compute cluster.☆113Updated this week
- Open source high performance IEEE-754 floating unit☆85Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆133Updated 3 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆68Updated last year
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆306Updated this week
- Instruction Set Generator initially contributed by Futurewei☆295Updated 2 years ago
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆159Updated 3 years ago
- Open-source high-performance non-blocking cache☆90Updated last month
- RISC-V Formal Verification Framework☆156Updated last week
- A matrix extension proposal for AI applications under RISC-V architecture☆153Updated 8 months ago
- Modern co-simulation framework for RISC-V CPUs☆159Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆466Updated 2 months ago
- RISC-V IOMMU Specification☆136Updated last week
- Self checking RISC-V directed tests☆113Updated 4 months ago
- ☆192Updated last week
- high-performance RTL simulator☆180Updated last year
- RISC-V Packed SIMD Extension☆152Updated 2 years ago
- Vortex Graphics☆84Updated last year