☆312Mar 14, 2026Updated last week
Alternatives and similar repositories for t1
Users that are interested in t1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Nix template for the chisel-based industrial designing flows.☆56Apr 23, 2025Updated 11 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆25Jan 21, 2026Updated 2 months ago
- Unit tests generator for RVV 1.0☆104Nov 11, 2025Updated 4 months ago
- Chisel RISC-V Vector 1.0 Implementation☆138Mar 18, 2026Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆500Updated this week
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆146Jan 27, 2026Updated last month
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆67Updated this week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆878Mar 16, 2026Updated last week
- RISC-V Matrix Specification☆23Dec 2, 2024Updated last year
- ☆33Mar 20, 2025Updated last year
- Vector processor for RISC-V vector ISA☆140Oct 19, 2020Updated 5 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆165Feb 11, 2025Updated last year
- An open-source EDA infrastructure and tools from netlist to GDS☆491Mar 11, 2026Updated last week
- Open-source non-blocking L2 cache☆55Updated this week
- ☆25Dec 4, 2025Updated 3 months ago
- Modern co-simulation framework for RISC-V CPUs☆174Updated this week
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆19Mar 4, 2026Updated 2 weeks ago
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆37Updated this week
- RISC-V Architecture Profiles☆177Mar 13, 2026Updated last week
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆25Mar 8, 2026Updated 2 weeks ago
- ☆67Mar 3, 2026Updated 3 weeks ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆209Mar 16, 2026Updated last week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆202Oct 14, 2024Updated last year
- upstream: https://github.com/RALC88/gem5☆33May 30, 2023Updated 2 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆238Jan 14, 2026Updated 2 months ago
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated 2 weeks ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 3 months ago
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- The 'missing header' for Chisel☆24Feb 5, 2026Updated last month
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Digital Design with Chisel☆899Mar 13, 2026Updated last week
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆630Aug 13, 2024Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆245Apr 29, 2024Updated last year
- ☆11Dec 23, 2025Updated 3 months ago