☆319Jul 22, 2026Updated this week
Alternatives and similar repositories for t1
Users that are interested in t1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Scala parser to parse riscv/riscv-opcodes generate☆25Jan 21, 2026Updated 6 months ago
- Nix template for the chisel-based industrial designing flows.☆58Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆153Jul 14, 2026Updated last week
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 5 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆76Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆531Jun 8, 2026Updated last month
- Unit tests generator for RVV 1.0☆114May 25, 2026Updated 2 months ago
- ☆15Jul 17, 2026Updated last week
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Feb 6, 2024Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆932Jul 8, 2026Updated 2 weeks ago
- ☆76Jul 16, 2026Updated last week
- RISC-V Matrix Specification☆26Dec 2, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆37Mar 20, 2025Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆154Jul 9, 2026Updated 2 weeks ago
- An open-source EDA infrastructure and tools from netlist to GDS☆529Jul 9, 2026Updated 2 weeks ago
- ☆27Dec 4, 2025Updated 7 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆186Apr 1, 2026Updated 3 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆260Jul 17, 2026Updated last week
- Modern co-simulation framework for RISC-V CPUs☆183Updated this week
- Open-source non-blocking L2 cache☆65Updated this week
- Vector processor for RISC-V vector ISA☆141Oct 19, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- high-performance RTL simulator☆195Updated this week
- RISC-V Architecture Profiles☆191Updated this week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆217Oct 14, 2024Updated last year
- upstream: https://github.com/RALC88/gem5☆33May 30, 2023Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆73Nov 7, 2024Updated last year
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 7 months ago
- Digital Design with Chisel☆922Updated this week
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Triton Compiler for RISC-V Platforms☆29Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simple RISC-V 3-stage Pipeline in Chisel☆617Aug 9, 2024Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆661Aug 13, 2024Updated last year
- A Rocket-based RISC-V superscalar in-order core☆41Jul 12, 2026Updated last week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆237Updated this week
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,737Updated this week