chipsalliance / t1
☆255Updated this week
Alternatives and similar repositories for t1:
Users that are interested in t1 are comparing it to the libraries listed below
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆158Updated last month
- Vector Acceleration IP core for RISC-V*☆170Updated this week
- ☆275Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆99Updated this week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆148Updated this week
- Unit tests generator for RVV 1.0☆77Updated last month
- Tile based architecture designed for computing efficiency, scalability and generality☆246Updated last week
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆53Updated 6 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆219Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆222Updated 3 months ago
- Modern co-simulation framework for RISC-V CPUs☆139Updated this week
- RISC-V Torture Test☆183Updated 8 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆230Updated this week
- Self checking RISC-V directed tests☆102Updated last week
- CORE-V Family of RISC-V Cores☆239Updated 3 weeks ago
- Chisel RISC-V Vector 1.0 Implementation☆82Updated last month
- Open-source high-performance non-blocking cache☆78Updated 3 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆273Updated last year
- RiVEC Bencmark Suite☆113Updated 3 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 6 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆128Updated last month
- RISC-V IOMMU Specification☆105Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆459Updated last month
- VeeR EL2 Core☆266Updated this week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆105Updated last week
- high-performance RTL simulator☆153Updated 8 months ago
- ☆309Updated 6 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆405Updated this week
- A Fast, Low-Overhead On-chip Network☆181Updated last week
- A Chisel RTL generator for network-on-chip interconnects☆183Updated this week