chipsalliance / t1Links
☆281Updated this week
Alternatives and similar repositories for t1
Users that are interested in t1 are comparing it to the libraries listed below
Sorting:
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆173Updated last week
- Vector Acceleration IP core for RISC-V*☆181Updated 2 months ago
- ☆293Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated last month
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 8 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆271Updated this week
- Unit tests generator for RVV 1.0☆89Updated 2 weeks ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆168Updated last week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆113Updated this week
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆66Updated 11 months ago
- Chisel RISC-V Vector 1.0 Implementation☆106Updated 2 months ago
- Open source high performance IEEE-754 floating unit☆83Updated last year
- CORE-V Family of RISC-V Cores☆283Updated 5 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆120Updated 3 weeks ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆155Updated 3 years ago
- RISC-V IOMMU Specification☆125Updated this week
- RISC-V Formal Verification Framework☆143Updated this week
- Self checking RISC-V directed tests☆111Updated 2 months ago
- ☆52Updated 2 weeks ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆300Updated last week
- ☆334Updated 10 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆178Updated 2 months ago
- RISC-V Architecture Profiles☆160Updated 5 months ago
- RISC-V Packed SIMD Extension☆150Updated last year
- high-performance RTL simulator☆168Updated last year
- Instruction Set Generator initially contributed by Futurewei☆290Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆516Updated 5 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆150Updated 5 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆98Updated last week