arch-simulator-sig / chisel-env
Basic chisel difftest environment for RTL design (WIP
☆16Updated 6 months ago
Alternatives and similar repositories for chisel-env:
Users that are interested in chisel-env are comparing it to the libraries listed below
- Unofficial guide for ysyx students applying to ShanghaiTech University☆20Updated 7 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆13Updated last week
- "aura" my super-scalar O3 cpu core☆24Updated 8 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆28Updated 10 months ago
- 本项目已被合并至官方Chiplab中☆11Updated last month
- ☆61Updated 6 months ago
- ☆11Updated this week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated 11 months ago
- ☆59Updated last week
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated 11 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆10Updated 10 months ago
- Xiangshan deterministic workloads generator☆16Updated this week
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆46Updated 3 months ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆14Updated 4 months ago
- ☆53Updated last month
- Pick your favorite language to verify your chip.☆37Updated last month
- ☆15Updated last month
- ☆23Updated 3 weeks ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆21Updated 11 months ago
- The experimental work to rewrite Chisel in pure Scala 3 and the Panama Project☆23Updated this week
- Nix template for the chisel-based industrial designing flows.☆35Updated this week
- a framework for building hardware verification platform using software method☆14Updated 3 weeks ago
- ☆31Updated last year
- ☆79Updated this week