Basic chisel difftest environment for RTL design (WIP
☆20Mar 8, 2025Updated 11 months ago
Alternatives and similar repositories for chisel-env
Users that are interested in chisel-env are comparing it to the libraries listed below
Sorting:
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated last year
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated last month
- Nix template for the chisel-based industrial designing flows.☆52Apr 23, 2025Updated 10 months ago
- ☆22Nov 3, 2025Updated 3 months ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- ☆36Jul 22, 2025Updated 7 months ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Feb 16, 2026Updated 2 weeks ago
- ☆29Jun 19, 2025Updated 8 months ago
- ☆30Jan 23, 2025Updated last year
- ☆66Aug 5, 2024Updated last year
- ☆67Updated this week
- ☆21May 26, 2025Updated 9 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Xiangshan deterministic workloads generator☆24May 14, 2025Updated 9 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆65Feb 22, 2026Updated last week
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆26Jan 2, 2025Updated last year
- A fork of Xiangshan for AI☆36Feb 6, 2026Updated 3 weeks ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 2 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- iEDA water-drop training initiative☆13Sep 10, 2024Updated last year
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- ☆11Dec 23, 2025Updated 2 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 2 months ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- ☆13May 8, 2025Updated 9 months ago
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- ☆78Oct 29, 2024Updated last year
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Mar 8, 2024Updated last year
- A framework for ysyx flow☆13Oct 31, 2024Updated last year
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Updated this week
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated last year
- A framework for building hardware verification platform using software method☆33Dec 24, 2025Updated 2 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month