arch-simulator-sig / chisel-envLinks
Basic chisel difftest environment for RTL design (WIP
☆18Updated 5 months ago
Alternatives and similar repositories for chisel-env
Users that are interested in chisel-env are comparing it to the libraries listed below
Sorting:
- 给NEMU移植Linux Kernel!☆18Updated 2 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆21Updated 2 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 5 months ago
- Build mini linux for your own RISC-V emulator!☆21Updated 11 months ago
- 本项目已被合并至官方Chiplab中☆12Updated 7 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 2 years ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆18Updated 7 months ago
- ☆11Updated 6 months ago
- ☆28Updated last month
- ☆52Updated last week
- ☆20Updated 2 months ago
- Documentation for XiangShan Design☆30Updated last month
- ☆66Updated last year
- This is an IDE for YSYX_NPC debuging☆12Updated 8 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 4 months ago
- The official website of One Student One Chip project.☆11Updated this week
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Updated last year
- ☆67Updated 6 months ago
- CQU Dual Issue Machine☆37Updated last year
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆16Updated 10 months ago
- ☆25Updated 3 weeks ago
- ☆78Updated 4 months ago
- Pick your favorite language to verify your chip.☆64Updated last week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 4 months ago
- Xiangshan deterministic workloads generator☆20Updated 3 months ago
- ☆28Updated 7 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆48Updated last week
- ☆22Updated 2 years ago