Basic chisel difftest environment for RTL design (WIP
☆21Mar 8, 2025Updated last year
Alternatives and similar repositories for chisel-env
Users that are interested in chisel-env are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Scala parser to parse riscv/riscv-opcodes generate☆25Jan 21, 2026Updated 6 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆24Mar 31, 2026Updated 3 months ago
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- Nix template for the chisel-based industrial designing flows.☆58Apr 23, 2025Updated last year
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆75Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- ☆30Jun 19, 2025Updated last year
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- Xiangshan deterministic workloads generator☆28May 14, 2025Updated last year
- ☆22Nov 3, 2025Updated 8 months ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- iEDA water-drop training initiative☆14Sep 10, 2024Updated last year
- ☆32Apr 10, 2026Updated 3 months ago
- A fork of Xiangshan for AI☆53Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆67Aug 5, 2024Updated last year
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆28Jan 2, 2025Updated last year
- Reasoning LLMs optimized for Chisel code generation☆27Jun 19, 2025Updated last year
- A framework for building hardware verification platform using software method☆36Apr 19, 2026Updated 3 months ago
- MIPS R10000 architecture simulator with C++☆11Jun 8, 2023Updated 3 years ago
- ☆21May 26, 2025Updated last year
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 7 months ago
- 本项目已被合并至官方Chiplab中☆14Jan 13, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆40Jul 22, 2025Updated 11 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆238Jul 3, 2026Updated 2 weeks ago
- ☆25Nov 14, 2023Updated 2 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 5 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- ☆82Oct 29, 2024Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆41Updated this week
- The official website of One Student One Chip project.☆12Feb 5, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Generate Linux Perf event tables for Apple Silicon☆18Dec 16, 2025Updated 7 months ago
- ☆14Apr 28, 2026Updated 2 months ago
- "aura" my super-scalar O3 cpu core☆26May 25, 2024Updated 2 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆217Oct 14, 2024Updated last year
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆660Aug 13, 2024Updated last year
- high-performance RTL simulator☆195Updated this week
- ☆319May 13, 2026Updated 2 months ago