arch-simulator-sig / chisel-env

Related projects: ⓘ

• ftppz / ShanghaiTech-YSYX
  Unofficial guide for ysyx students applying to ShanghaiTech University
  ☆15Updated 2 months ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 3 months ago
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆18Updated 6 months ago
• OSCPU / chisel-playground
  ☆54Updated 2 months ago
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆43Updated 2 months ago
• lizhirui / DreamCoreV2
  ☆19Updated last year
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆25Updated 5 months ago
• ysyx-ta / ysyx-summer-readings
  ☆55Updated last month
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆47Updated 2 years ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆95Updated 2 months ago
• OSCPU / yosys-sta
  ☆40Updated 2 months ago
• fluctlight001 / Generic-Cache-Module
  适用于龙芯杯团队赛入门选手的应急cache模块
  ☆21Updated 6 months ago
• MaZirui2001 / LA32R-pipeline-scala
  ☆21Updated last month
• chipsalliance / t1
  ☆111Updated this week
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated 6 months ago
• OSCPU / ysyxSoC
  ☆75Updated last week
• CherrySprings / CherrySprings
  ☆17Updated last year
• Maxpicca-Li / CDIM
  CQU Dual Issue Machine
  ☆31Updated 2 months ago
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆26Updated this week
• OpenXiangShan / YunSuan
  This repo includes XiangShan's function units
  ☆13Updated 2 weeks ago
• OSCPU / oscpu-framework
  ☆43Updated this week
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆111Updated this week
• lshpku / hwd-prefetch-study
  A Study of the SiFive Inclusive L2 Cache
  ☆35Updated 8 months ago
• chipsalliance / rocket-chip-inclusive-cache
  An RTL generator for a last-level shared inclusive TileLink cache controller
  ☆15Updated last month
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆44Updated 9 months ago
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆65Updated last year
• Groupsun / riscv-mini-five-stage
  This is my graduation project, a simple processor soft core, which implements RV32I ISA.
  ☆10Updated 5 years ago
• yamak / axi-nodes
  ☆19Updated 2 years ago
• schoeberl / chisel-empty
  An almost empty chisel project as a starting point for hardware design
  ☆28Updated last year
• USTC-System-Courses / CECS-Lab
  ☆26Updated 11 months ago