Basic chisel difftest environment for RTL design (WIP
☆20Mar 8, 2025Updated last year
Alternatives and similar repositories for chisel-env
Users that are interested in chisel-env are comparing it to the libraries listed below
Sorting:
- The Scala parser to parse riscv/riscv-opcodes generate☆25Jan 21, 2026Updated 2 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated last year
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- Nix template for the chisel-based industrial designing flows.☆56Apr 23, 2025Updated 10 months ago
- ☆29Jun 19, 2025Updated 9 months ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- A fork of Xiangshan for AI☆37Updated this week
- ☆36Jul 22, 2025Updated 8 months ago
- ☆67Mar 3, 2026Updated 2 weeks ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆67Updated this week
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- ☆22Nov 3, 2025Updated 4 months ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- iEDA water-drop training initiative☆14Sep 10, 2024Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆37Mar 11, 2026Updated last week
- ☆66Aug 5, 2024Updated last year
- ☆30Jan 23, 2025Updated last year
- Xiangshan deterministic workloads generator☆24May 14, 2025Updated 10 months ago
- A framework for ysyx flow☆13Oct 31, 2024Updated last year
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 3 months ago
- ☆21May 26, 2025Updated 9 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Mar 8, 2026Updated 2 weeks ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated last month
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆26Jan 2, 2025Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆229Feb 19, 2026Updated last month
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- ☆81Oct 29, 2024Updated last year
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 3 months ago
- The official website of One Student One Chip project.☆11Feb 5, 2026Updated last month
- ☆13Jan 16, 2026Updated 2 months ago
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆630Aug 13, 2024Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆202Oct 14, 2024Updated last year
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆29Feb 10, 2026Updated last month