Basic chisel difftest environment for RTL design (WIP
☆21Mar 8, 2025Updated last year
Alternatives and similar repositories for chisel-env
Users that are interested in chisel-env are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Scala parser to parse riscv/riscv-opcodes generate☆26Jan 21, 2026Updated 7 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆25Mar 31, 2026Updated 5 months ago
- Nix template for the chisel-based industrial designing flows.☆58Jul 21, 2026Updated last month
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- ☆15Jul 28, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆80Updated this week
- Build mini linux for your own RISC-V emulator!☆25Sep 11, 2024Updated 2 years ago
- ☆30Jun 19, 2025Updated last year
- ☆82Updated this week
- Xiangshan deterministic workloads generator☆28Aug 29, 2026Updated 3 weeks ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- A framework for building hardware verification platform using software method☆40Apr 19, 2026Updated 5 months ago
- ☆22Nov 3, 2025Updated 10 months ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- iEDA water-drop training initiative☆14Sep 10, 2024Updated 2 years ago
- ☆33Apr 10, 2026Updated 5 months ago
- A fork of Xiangshan for AI☆58Updated this week
- ☆67Aug 5, 2024Updated 2 years ago
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- Reasoning LLMs optimized for Chisel code generation☆26Jun 19, 2025Updated last year
- ☆21May 26, 2025Updated last year
- MIPS R10000 architecture simulator with C++☆11Jun 8, 2023Updated 3 years ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 7 months ago
- 本项目已被合并至官方Chiplab中☆14Jan 13, 2025Updated last year
- ☆40Jul 22, 2025Updated last year
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆238Jul 3, 2026Updated 2 months ago
- ☆25Nov 14, 2023Updated 2 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- ☆83Oct 29, 2024Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆44Updated this week
- ☆15Apr 28, 2026Updated 4 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- "aura" my super-scalar O3 cpu core☆26May 25, 2024Updated 2 years ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆672Aug 13, 2024Updated 2 years ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆29Jan 2, 2025Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆218Oct 14, 2024Updated last year
- high-performance RTL simulator☆196Aug 4, 2026Updated last month
- ☆324Jul 22, 2026Updated last month
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Updated this week