SpinalHDL / VexiiRiscvLinks
Like VexRiscv, but, Harder, Better, Faster, Stronger
☆169Updated 3 weeks ago
Alternatives and similar repositories for VexiiRiscv
Users that are interested in VexiiRiscv are comparing it to the libraries listed below
Sorting:
- ☆293Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆119Updated last month
- RISC-V Formal Verification Framework☆145Updated this week
- SystemVerilog synthesis tool☆208Updated 5 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆275Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆174Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 9 months ago
- ☆107Updated last week
- A Fast, Low-Overhead On-chip Network☆221Updated 3 weeks ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆132Updated this week
- RISC-V System on Chip Template☆159Updated this week
- Generic Register Interface (contains various adapters)☆126Updated 2 weeks ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆139Updated last month
- RISC-V Torture Test☆197Updated last year
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆207Updated 2 weeks ago
- Verilog Configurable Cache☆181Updated 8 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆114Updated this week
- CORE-V Family of RISC-V Cores☆287Updated 6 months ago
- SystemVerilog frontend for Yosys☆151Updated last week
- ☆182Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆155Updated last month
- WAL enables programmable waveform analysis.☆155Updated 2 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated this week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆179Updated 3 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 4 years ago
- The multi-core cluster of a PULP system.☆106Updated last week
- Fabric generator and CAD tools.☆193Updated this week
- ☆97Updated last year