Like VexRiscv, but, Harder, Better, Faster, Stronger
☆229Jun 9, 2026Updated this week
Alternatives and similar repositories for VexiiRiscv
Users that are interested in VexiiRiscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆316Jan 23, 2026Updated 4 months ago
- A Rocket-based RISC-V superscalar in-order core☆40Mar 11, 2026Updated 3 months ago
- Open-source non-blocking L2 cache☆62Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,159Feb 11, 2026Updated 4 months ago
- ☆25Apr 12, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17Jun 2, 2026Updated last week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆544Updated this week
- A Linux-capable RISC-V multicore for and by the world☆811Jun 5, 2026Updated last week
- ☆19Aug 27, 2022Updated 3 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆105May 10, 2026Updated last month
- Chisel RISC-V Vector 1.0 Implementation☆147Apr 23, 2026Updated last month
- ☆21May 8, 2025Updated last year
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆306Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SpinalHDL Hardware Math Library☆101Jul 12, 2024Updated last year
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆62May 28, 2026Updated 2 weeks ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 6 months ago
- SoC based on VexRiscv and ICE40 UP5K☆163Mar 16, 2025Updated last year
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,259Sep 18, 2021Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆57May 10, 2021Updated 5 years ago
- RISCV lock-step checker based on Spike☆14Mar 6, 2026Updated 3 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,181Feb 21, 2026Updated 3 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆98May 8, 2026Updated last month
- Scala based HDL☆2,000Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆133Jul 11, 2025Updated 11 months ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Aug 24, 2020Updated 5 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 7 months ago
- Repository containing ULX3S blink LED binaries☆14May 16, 2022Updated 4 years ago
- ☆318May 13, 2026Updated last month
- ☆62Mar 31, 2025Updated last year
- List of SpinalHDL projects, libraries, and learning resources.☆30Jan 6, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Risc-V SoC for Tiny Tapeout☆53May 29, 2026Updated 2 weeks ago
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆537Apr 8, 2024Updated 2 years ago
- Labs to learn SpinalHDL☆157Jul 4, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,812Feb 19, 2026Updated 3 months ago
- A simple superscalar out-of-order RISC-V microprocessor☆248Feb 24, 2025Updated last year
- SystemVerilog file list pruner☆19Mar 2, 2026Updated 3 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆159Updated this week