Alternatives and similar repositories for VexiiRiscv

Users that are interested in VexiiRiscv are comparing it to the libraries listed below

• SpinalHDL / NaxRiscv
  ☆296Updated last week
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆150Updated this week
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆121Updated 2 months ago
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆245Updated 10 months ago
• pulp-platform / cheshire
  A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
  ☆286Updated this week
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆211Updated 6 months ago
• riscv-ovpsim / imperas-riscv-tests
  ☆189Updated last year
• bsc-loca / sargantana
  ☆108Updated last month
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆183Updated 10 months ago
• pulp-platform / spatz
  Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
  ☆118Updated this week
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆197Updated last year
• pulp-platform / iDMA
  A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)
  ☆183Updated last week
• IObundle / iob-soc
  RISC-V System on Chip Template
  ☆159Updated last month
• pulp-platform / register_interface
  Generic Register Interface (contains various adapters)
  ☆130Updated last month
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆218Updated 5 years ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆116Updated 3 years ago
• esl-epfl / x-heep
  eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V
  ☆217Updated last week
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆230Updated 10 months ago
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆177Updated 4 months ago
• pulp-platform / FlooNoC
  A Fast, Low-Overhead On-chip Network
  ☆228Updated this week
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆266Updated last week
• lowRISC / muntjac
  64-bit multicore Linux-capable RISC-V processor
  ☆97Updated 5 months ago
• SpinalHDL / SpinalWorkshop
  Labs to learn SpinalHDL
  ☆149Updated last year
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆299Updated 7 months ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆95Updated this week
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆157Updated 3 months ago
• rafaelcalcada / rvx
  RISC-V microcontroller IP core developed in Verilog
  ☆183Updated 5 months ago
• pulp-platform / croc
  A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
  ☆140Updated last month
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆165Updated this week
• BSVLang / Main
  Main page
  ☆128Updated 5 years ago