SpinalHDL / VexiiRiscvLinks
Like VexRiscv, but, Harder, Better, Faster, Stronger
☆184Updated last week
Alternatives and similar repositories for VexiiRiscv
Users that are interested in VexiiRiscv are comparing it to the libraries listed below
Sorting:
- ☆297Updated 3 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆291Updated last week
- RISC-V System on Chip Template☆159Updated 2 months ago
- A Fast, Low-Overhead On-chip Network☆231Updated this week
- Generic Register Interface (contains various adapters)☆130Updated last week
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 2 weeks ago
- Labs to learn SpinalHDL☆149Updated last year
- RISC-V Torture Test☆200Updated last year
- Verilog Configurable Cache☆184Updated last week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- ☆190Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- RISC-V Formal Verification Framework☆156Updated last week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆145Updated 2 weeks ago
- A RISC-V Core (RV32I) written in Chisel HDL☆105Updated 2 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- WAL enables programmable waveform analysis.☆157Updated this week
- ☆108Updated 2 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- SystemVerilog synthesis tool☆215Updated 7 months ago
- Yet Another RISC-V Implementation☆98Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated last week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- RISC-V microcontroller IP core developed in Verilog☆183Updated last week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated this week
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated last year