Like VexRiscv, but, Harder, Better, Faster, Stronger
☆203Feb 18, 2026Updated 2 weeks ago
Alternatives and similar repositories for VexiiRiscv
Users that are interested in VexiiRiscv are comparing it to the libraries listed below
Sorting:
- ☆309Jan 23, 2026Updated last month
- ☆15Updated this week
- A Rocket-based RISC-V superscalar in-order core☆38Feb 24, 2026Updated last week
- Open-source non-blocking L2 cache☆54Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆488Feb 25, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 3 weeks ago
- SpinalHDL Hardware Math Library☆96Jul 12, 2024Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆133Feb 25, 2026Updated last week
- SoC based on VexRiscv and ICE40 UP5K☆161Mar 16, 2025Updated 11 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆269Updated this week
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- ☆19Aug 27, 2022Updated 3 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆83Jan 28, 2026Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 7 months ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Feb 22, 2026Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆259Nov 6, 2024Updated last year
- ☆311Feb 6, 2026Updated 3 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆138Updated this week
- Labs to learn SpinalHDL☆154Jul 4, 2024Updated last year
- Scala based HDL☆1,928Feb 18, 2026Updated 2 weeks ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated 11 months ago
- ☆20May 8, 2025Updated 9 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,152Feb 21, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- ☆59Mar 31, 2025Updated 11 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated last month
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆521Apr 8, 2024Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆88Oct 16, 2025Updated 4 months ago
- A serial text terminal written in Verilog for Tang SiPeed Primer FPGA☆15Dec 13, 2021Updated 4 years ago
- Repository containing ULX3S blink LED binaries☆13May 16, 2022Updated 3 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- A Risc-V SoC for Tiny Tapeout☆49Dec 2, 2025Updated 3 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆320Feb 24, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated last week
- List of SpinalHDL projects, libraries, and learning resources.☆25Jan 6, 2026Updated last month
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆61Jan 7, 2026Updated last month