Like VexRiscv, but, Harder, Better, Faster, Stronger
☆259Oct 9, 2026Updated this week
Alternatives and similar repositories for VexiiRiscv
Users that are interested in VexiiRiscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆327Jan 23, 2026Updated 8 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,283Sep 27, 2026Updated 2 weeks ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆643Updated this week
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆56Feb 2, 2026Updated 8 months ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆64Sep 28, 2026Updated 2 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Open-source non-blocking L2 cache☆66Sep 16, 2026Updated 3 weeks ago
- A Rocket-based RISC-V superscalar in-order core☆42Aug 31, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆158Updated this week
- A Fast, Low-Overhead On-chip Network☆360Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆123Sep 22, 2026Updated 3 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆175Updated this week
- RISCV lock-step checker based on Spike☆16Sep 20, 2026Updated 3 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,212Oct 3, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Network components (NIC, Switch) for FireBox☆20Oct 27, 2024Updated last year
- SoC based on VexRiscv and ICE40 UP5K☆166Mar 16, 2025Updated last year
- Scala based HDL☆2,053Oct 6, 2026Updated last week
- ☆19Aug 27, 2022Updated 4 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 3 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆26Nov 9, 2025Updated 11 months ago
- ☆17Updated this week
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,315Sep 18, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Labs to learn SpinalHDL☆158Jul 4, 2024Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,901Aug 25, 2026Updated last month
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆122Sep 24, 2025Updated last year
- Browser-based instruction pipeline visualizer for Onikiri2-Kanata and gem5 O3PipeView traces. Run it online or download a self-contained …☆583Updated this week
- Build your hardware, easily!☆4,155Updated this week
- SpinalHDL Hardware Math Library☆104Jul 12, 2024Updated 2 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆123Sep 30, 2026Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆376Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆246Updated this week
- ☆22May 8, 2025Updated last year
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated 11 months ago
- A Risc-V SoC for Tiny Tapeout☆61Jul 12, 2026Updated 3 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,419Updated this week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆110Aug 31, 2026Updated last month