Like VexRiscv, but, Harder, Better, Faster, Stronger
☆237Jul 23, 2026Updated this week
Alternatives and similar repositories for VexiiRiscv
Users that are interested in VexiiRiscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆323Jan 23, 2026Updated 6 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,198Feb 11, 2026Updated 5 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆55Feb 2, 2026Updated 5 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆584Updated this week
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆62Jun 18, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open-source non-blocking L2 cache☆65Updated this week
- A Rocket-based RISC-V superscalar in-order core☆41Jul 12, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆822Jul 13, 2026Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆153Jul 14, 2026Updated last week
- A Fast, Low-Overhead On-chip Network☆319Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆121Jun 18, 2026Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆163Updated this week
- RISCV lock-step checker based on Spike☆15Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,189Jul 15, 2026Updated last week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SoC based on VexRiscv and ICE40 UP5K☆163Mar 16, 2025Updated last year
- ☆19Aug 27, 2022Updated 3 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆23Nov 9, 2025Updated 8 months ago
- ☆17Updated this week
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,282Sep 18, 2021Updated 4 years ago
- Scala based HDL☆2,020Updated this week
- Labs to learn SpinalHDL☆158Jul 4, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,834Jul 10, 2026Updated 2 weeks ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆120Sep 24, 2025Updated 10 months ago
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆549Apr 8, 2024Updated 2 years ago
- SpinalHDL Hardware Math Library☆102Jul 12, 2024Updated 2 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆109Updated this week
- Build your hardware, easily!☆4,007Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆355Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆224Jul 14, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆136Jul 11, 2025Updated last year
- ☆21May 8, 2025Updated last year
- Nuclei AI Library Optimized For RISC-V Vector☆15Oct 15, 2025Updated 9 months ago
- A Risc-V SoC for Tiny Tapeout☆55Jul 12, 2026Updated last week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Jul 1, 2026Updated 3 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆274Nov 6, 2024Updated last year
- ☆85Jun 1, 2022Updated 4 years ago