Like VexRiscv, but, Harder, Better, Faster, Stronger
☆267Oct 31, 2026Updated this week
Alternatives and similar repositories for VexiiRiscv
Users that are interested in VexiiRiscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆328Jan 23, 2026Updated 9 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,301Oct 13, 2026Updated 3 weeks ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆56Feb 2, 2026Updated 9 months ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆64Updated this week
- Open-source non-blocking L2 cache☆65Oct 26, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆657Updated this week
- Scala based HDL☆2,054Updated this week
- A Linux-capable RISC-V multicore for and by the world☆840Updated this week
- A Rocket-based RISC-V superscalar in-order core☆42Oct 16, 2026Updated 2 weeks ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆124Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,214Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆159Oct 25, 2026Updated last week
- Browser-based instruction pipeline visualizer for Onikiri2-Kanata and gem5 O3PipeView traces. Run it online or download a self-contained …☆585Updated this week
- ☆19Aug 27, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Build your hardware, easily!☆4,188Updated this week
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated last year
- SoC based on VexRiscv and ICE40 UP5K☆166Mar 16, 2025Updated last year
- A Fast, Low-Overhead On-chip Network☆371Updated this week
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- 32-bit Superscalar RISC-V CPU☆1,329Sep 18, 2021Updated 5 years ago
- SpinalHDL Hardware Math Library☆106Jul 12, 2024Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,912Aug 25, 2026Updated 2 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆179Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆122Oct 16, 2026Updated 2 weeks ago
- Labs to learn SpinalHDL☆159Jul 4, 2024Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆648Updated this week
- Network components (NIC, Switch) for FireBox☆20Oct 27, 2024Updated 2 years ago
- ☆15Sep 25, 2026Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆288Nov 6, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆324Jul 22, 2026Updated 3 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆254Oct 26, 2026Updated last week
- ☆17Oct 26, 2026Updated last week
- Linux on LiteX-VexRiscv☆748Oct 8, 2026Updated 3 weeks ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆385Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,184Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,275Oct 8, 2026Updated 3 weeks ago