A Rocket-based RISC-V superscalar in-order core
☆41Jul 12, 2026Updated last week
Alternatives and similar repositories for shuttle
Users that are interested in shuttle are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Chisel RISC-V Vector 1.0 Implementation☆153Jul 14, 2026Updated last week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆163Updated this week
- A Heterogeneous GPU Platform for AI and Neural Graphics☆62Jun 22, 2026Updated 3 weeks ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 3 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆260Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆237Updated this week
- An implementation of RISC-V☆54Jul 14, 2026Updated last week
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- Unit tests generator for RVV 1.0☆114May 25, 2026Updated last month
- ☆40Dec 8, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Simple library for decoding RISC-V instructions☆23Jun 21, 2026Updated last month
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- ☆323Jan 23, 2026Updated 5 months ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Apr 28, 2026Updated 2 months ago
- Basic floating-point components for RISC-V processors☆69Dec 4, 2019Updated 6 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- high-performance RTL simulator☆194Updated this week
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Feb 6, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆23Nov 9, 2025Updated 8 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,338Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆165Jan 25, 2024Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆110May 22, 2026Updated last month
- A simple utility for doing RISC-V HPM perf monitoring.☆18May 8, 2017Updated 9 years ago
- Open-source non-blocking L2 cache☆65Updated this week
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- TASTy Migration Manager☆12Oct 9, 2025Updated 9 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆14Updated this week
- ☆27Feb 28, 2026Updated 4 months ago
- ☆44Updated this week
- ☆92Jul 15, 2026Updated last week
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆108Updated this week
- ☆386Jun 14, 2026Updated last month