A Rocket-based RISC-V superscalar in-order core
☆38Updated this week
Alternatives and similar repositories for shuttle
Users that are interested in shuttle are comparing it to the libraries listed below
Sorting:
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆138Updated this week
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- Chisel RISC-V Vector 1.0 Implementation☆133Updated this week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- A simple utility for doing RISC-V HPM perf monitoring.☆18May 8, 2017Updated 8 years ago
- A Heterogeneous GPU Platform for Chipyard SoC☆43Updated this week
- design and verification of asynchronous circuits☆43Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆38Dec 23, 2021Updated 4 years ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆203Feb 18, 2026Updated last week
- ☆308Jan 23, 2026Updated last month
- Simple library for decoding RISC-V instructions☆24Nov 19, 2025Updated 3 months ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 3 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- TASTy Migration Manager☆12Oct 9, 2025Updated 4 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 3 years ago
- Giter8 template for a simple project that uses sbt-crossproject.☆11Jul 16, 2018Updated 7 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Updated this week
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Feb 3, 2026Updated 3 weeks ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- Open-source non-blocking L2 cache☆54Feb 12, 2026Updated 2 weeks ago
- ☆32Jan 21, 2026Updated last month
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆14Feb 8, 2026Updated 3 weeks ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- ET Accelerator Firmware and Runtime☆35Feb 18, 2026Updated last week
- Parametrized RTL benchmark suite☆23Feb 6, 2026Updated 3 weeks ago
- Unit tests generator for RVV 1.0☆103Nov 11, 2025Updated 3 months ago
- Example for running IREE in a bare-metal Arm environment.☆40Updated this week
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- CPUs☆16Dec 21, 2020Updated 5 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated this week
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- ☆22Jul 5, 2022Updated 3 years ago
- ☆17May 9, 2022Updated 3 years ago
- Fabric generator and CAD tools graphical frontend☆17Aug 5, 2025Updated 6 months ago