ucb-bar / shuttleLinks
A Rocket-based RISC-V superscalar in-order core
☆35Updated 2 weeks ago
Alternatives and similar repositories for shuttle
Users that are interested in shuttle are comparing it to the libraries listed below
Sorting:
- A Heterogeneous GPU Platform for Chipyard SoC☆34Updated this week
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- ☆80Updated last week
- Simple UVM environment for experimenting with Verilator.☆27Updated last month
- An RTL generator for a last-level shared inclusive TileLink cache controller☆22Updated 9 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆43Updated last week
- Chisel Cheatsheet☆34Updated 2 years ago
- ☆16Updated 4 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- ☆17Updated 4 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- An implementation of RISC-V☆42Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆114Updated 3 weeks ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- ☆32Updated last week
- This repo includes XiangShan's function units☆27Updated last week
- The specification for the FIRRTL language☆62Updated this week
- Open-source non-blocking L2 cache☆50Updated this week
- ☆21Updated 7 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆24Updated this week
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆91Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year