ucb-bar / shuttleLinks
A Rocket-based RISC-V superscalar in-order core
☆36Updated 3 months ago
Alternatives and similar repositories for shuttle
Users that are interested in shuttle are comparing it to the libraries listed below
Sorting:
- A Heterogeneous GPU Platform for Chipyard SoC☆40Updated last week
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 months ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- Simple UVM environment for experimenting with Verilator.☆28Updated 2 months ago
- ☆90Updated 2 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 6 months ago
- An implementation of RISC-V☆46Updated 3 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- Chisel Cheatsheet☆34Updated 2 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆30Updated 3 weeks ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆47Updated 3 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- ☆18Updated this week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 6 months ago
- Chisel RISC-V Vector 1.0 Implementation☆125Updated 3 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- Intel Compiler for SystemC☆27Updated 2 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- ☆22Updated last month
- ☆21Updated last month
- DASS HLS Compiler☆29Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- ☆20Updated 5 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago