ucb-bar / shuttleLinks
A Rocket-based RISC-V superscalar in-order core
☆35Updated 5 months ago
Alternatives and similar repositories for shuttle
Users that are interested in shuttle are comparing it to the libraries listed below
Sorting:
- For contributions of Chisel IP to the chisel community.☆66Updated 10 months ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 2 weeks ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆22Updated 8 months ago
- Chisel RISC-V Vector 1.0 Implementation☆112Updated last month
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 3 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- ☆76Updated last week
- An implementation of RISC-V☆43Updated last week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆18Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- The specification for the FIRRTL language☆63Updated last week
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- Chisel Cheatsheet☆33Updated 2 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- high-performance RTL simulator☆178Updated last year
- ☆35Updated 9 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆106Updated 4 months ago