A Rocket-based RISC-V superscalar in-order core
☆38Mar 11, 2026Updated last week
Alternatives and similar repositories for shuttle
Users that are interested in shuttle are comparing it to the libraries listed below
Sorting:
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 3 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆139Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆138Updated this week
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆206Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- design and verification of asynchronous circuits☆44Feb 27, 2026Updated 3 weeks ago
- Simple library for decoding RISC-V instructions☆24Nov 19, 2025Updated 4 months ago
- A Heterogeneous GPU Platform for Chipyard SoC☆44Mar 16, 2026Updated last week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆38Dec 23, 2021Updated 4 years ago
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- ☆309Jan 23, 2026Updated last month
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 10 months ago
- A simple utility for doing RISC-V HPM perf monitoring.☆18May 8, 2017Updated 8 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 3 years ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 4 months ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆245Apr 29, 2024Updated last year
- TASTy Migration Manager☆12Oct 9, 2025Updated 5 months ago
- Unit tests generator for RVV 1.0☆103Nov 11, 2025Updated 4 months ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated last month
- upstream: https://github.com/RALC88/gem5☆33May 30, 2023Updated 2 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆19Mar 4, 2026Updated 2 weeks ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆35Mar 26, 2024Updated last year
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 4 years ago
- Giter8 template for a simple project that uses sbt-crossproject.☆11Jul 16, 2018Updated 7 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆164Jan 25, 2024Updated 2 years ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- Scalable Interface for RISC-V ISA Extensions☆23Updated this week
- ☆32Jan 21, 2026Updated 2 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆236Jan 14, 2026Updated 2 months ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- ☆22Jul 5, 2022Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Updated this week
- Open-source non-blocking L2 cache☆55Updated this week