ucb-bar / shuttleLinks
A Rocket-based RISC-V superscalar in-order core
☆38Updated 4 months ago
Alternatives and similar repositories for shuttle
Users that are interested in shuttle are comparing it to the libraries listed below
Sorting:
- A Heterogeneous GPU Platform for Chipyard SoC☆42Updated this week
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- An implementation of RISC-V☆47Updated last month
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Updated 7 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- ☆90Updated this week
- ☆23Updated 2 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 6 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated last month
- Simple UVM environment for experimenting with Verilator.☆28Updated 3 months ago
- Chisel Cheatsheet☆35Updated 2 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated 3 weeks ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆89Updated last year
- Administrative repository for the Integrated Matrix Extension Task Group☆33Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ☆18Updated last month
- high-performance RTL simulator☆186Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Scalable Interface for RISC-V ISA Extensions☆23Updated this week
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Open source RTL simulation acceleration on commodity hardware☆34Updated 2 years ago
- Floating point modules for CHISEL☆32Updated 11 years ago
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Updated 3 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆98Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆136Updated this week