A Rocket-based RISC-V superscalar in-order core
☆42Aug 31, 2026Updated last month
Alternatives and similar repositories for shuttle
Users that are interested in shuttle are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Chisel RISC-V Vector 1.0 Implementation☆158Updated this week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆175Updated this week
- A Heterogeneous GPU Platform for AI and Neural Graphics☆69Updated this week
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 4 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆263Aug 18, 2026Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- An implementation of RISC-V☆54Jul 14, 2026Updated 2 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆259Updated this week
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- Unit tests generator for RVV 1.0☆118May 25, 2026Updated 4 months ago
- ☆42Dec 8, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simple library for decoding RISC-V instructions☆23Jun 21, 2026Updated 3 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆250Apr 29, 2024Updated 2 years ago
- ☆327Jan 23, 2026Updated 8 months ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Sep 29, 2026Updated last week
- Basic floating-point components for RISC-V processors☆69Dec 4, 2019Updated 6 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆41Feb 6, 2024Updated 2 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆25Nov 9, 2025Updated 11 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,418Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆120Sep 12, 2026Updated 3 weeks ago
- A simple utility for doing RISC-V HPM perf monitoring.☆18May 8, 2017Updated 9 years ago
- Open source high performance IEEE-754 floating unit☆100Feb 26, 2024Updated 2 years ago
- Open-source non-blocking L2 cache☆66Sep 16, 2026Updated 3 weeks ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- TASTy Migration Manager☆14Oct 9, 2025Updated last year
- ☆15Jul 16, 2026Updated 2 months ago
- ☆30Feb 28, 2026Updated 7 months ago
- ☆53Updated this week
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆39Mar 26, 2024Updated 2 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- ☆92Updated this week