ucb-bar / shuttleLinks
A Rocket-based RISC-V superscalar in-order core
☆35Updated last month
Alternatives and similar repositories for shuttle
Users that are interested in shuttle are comparing it to the libraries listed below
Sorting:
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- A Heterogeneous GPU Platform for Chipyard SoC☆37Updated this week
- For contributions of Chisel IP to the chisel community.☆67Updated last year
- Chisel Cheatsheet☆34Updated 2 years ago
- ☆21Updated 8 months ago
- Simple UVM environment for experimenting with Verilator.☆28Updated last week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆45Updated last week
- ☆87Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆43Updated 4 months ago
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- ☆12Updated 4 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆22Updated 9 months ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆31Updated 4 years ago
- Intel Compiler for SystemC☆25Updated 2 years ago
- An implementation of RISC-V☆43Updated last month
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- ☆18Updated 4 months ago
- Floating point modules for CHISEL☆31Updated 11 years ago
- ☆19Updated last month
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year