ucb-bar / shuttleLinks
A Rocket-based RISC-V superscalar in-order core
☆36Updated 2 months ago
Alternatives and similar repositories for shuttle
Users that are interested in shuttle are comparing it to the libraries listed below
Sorting:
- Simple UVM environment for experimenting with Verilator.☆28Updated last month
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 months ago
- Chisel Cheatsheet☆34Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆69Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- A Heterogeneous GPU Platform for Chipyard SoC☆40Updated last week
- ☆22Updated 2 weeks ago
- ☆89Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated this week
- ☆20Updated last month
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆47Updated last week
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated last week
- An implementation of RISC-V☆44Updated this week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Open-source non-blocking L2 cache☆50Updated last week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 6 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- ☆20Updated this week
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- The specification for the FIRRTL language☆62Updated last week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆54Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆123Updated 2 months ago
- ☆35Updated this week
- DUTH RISC-V Superscalar Microprocessor☆32Updated last year