chipsalliance / chisel-interfaceLinks
The 'missing header' for Chisel
☆21Updated 6 months ago
Alternatives and similar repositories for chisel-interface
Users that are interested in chisel-interface are comparing it to the libraries listed below
Sorting:
- ☆33Updated 6 months ago
- This is an IDE for YSYX_NPC debuging☆12Updated 9 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Run Rocket Chip on VCU128☆30Updated 10 months ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆23Updated last week
- chipyard in mill :P☆78Updated last year
- ☆17Updated 3 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Updated 6 years ago
- RISC-V 64 CPU☆10Updated 3 years ago
- The official website of One Student One Chip project.☆11Updated last month
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆20Updated 4 months ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆30Updated 5 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Updated last year
- Hardware design with Chisel☆34Updated 2 years ago
- ☆55Updated last month
- Open-source high-performance non-blocking cache☆89Updated 2 weeks ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 2 years ago
- ☆46Updated 8 months ago
- Pick your favorite language to verify your chip.☆70Updated last week
- ☆40Updated 3 months ago
- 给NEMU移植Linux Kernel!☆20Updated 4 months ago
- Formal verification tools for Chisel and RISC-V☆13Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆30Updated last month
- Xiangshan deterministic workloads generator☆20Updated 4 months ago
- ☆18Updated this week
- The working draft to split rocket core out from rocket chip☆14Updated last year
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 2 years ago