chipsalliance / chisel-interfaceLinks
The 'missing header' for Chisel
☆21Updated 7 months ago
Alternatives and similar repositories for chisel-interface
Users that are interested in chisel-interface are comparing it to the libraries listed below
Sorting:
- ☆33Updated 7 months ago
- This is an IDE for YSYX_NPC debuging☆12Updated 11 months ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Updated 6 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last week
- Run Rocket Chip on VCU128☆30Updated 3 weeks ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆29Updated this week
- chipyard in mill :P☆77Updated last year
- Wrappers for open source FPU hardware implementations.☆35Updated last year
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆20Updated 6 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Updated last year
- Hardware design with Chisel☆35Updated 2 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆30Updated 5 years ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 3 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆31Updated 2 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆43Updated 2 years ago
- ☆41Updated 5 months ago
- A Heterogeneous GPU Platform for Chipyard SoC☆37Updated this week
- 给NEMU移植Linux Kernel!☆21Updated 5 months ago
- ☆68Updated 9 months ago
- The official website of One Student One Chip project.☆11Updated 2 weeks ago
- ☆22Updated 2 years ago
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆45Updated 2 weeks ago
- A prototype GUI for chisel-development☆51Updated 5 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆43Updated 5 months ago
- ☆49Updated 9 months ago
- ☆17Updated 7 months ago
- RV64GC Linux Capable RISC-V Core☆41Updated 3 weeks ago
- Xiangshan deterministic workloads generator☆22Updated 6 months ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago