chipsalliance / chisel-interfaceLinks
The 'missing header' for Chisel
☆20Updated 4 months ago
Alternatives and similar repositories for chisel-interface
Users that are interested in chisel-interface are comparing it to the libraries listed below
Sorting:
- ☆33Updated 4 months ago
- This is an IDE for YSYX_NPC debuging☆12Updated 7 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- Wrappers for open source FPU hardware implementations.☆33Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated 2 months ago
- Run Rocket Chip on VCU128☆30Updated 8 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Updated 6 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆19Updated 2 months ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆28Updated 5 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆30Updated 5 months ago
- The official website of One Student One Chip project.☆10Updated last week
- chipyard in mill :P☆78Updated last year
- ☆17Updated 3 years ago
- ☆44Updated this week
- ☆40Updated last month
- 给NEMU移植Linux Kernel!☆18Updated 2 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆48Updated last week
- Formal verification tools for Chisel and RISC-V☆13Updated last year
- Open-source high-performance non-blocking cache☆87Updated 2 months ago
- Pick your favorite language to verify your chip.☆60Updated this week
- Basic chisel difftest environment for RTL design (WIP☆18Updated 4 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆44Updated last year
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆20Updated 3 weeks ago
- ☆44Updated 6 months ago
- 开放验证平台NutShell Cache验证案例☆8Updated 4 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- Open-source non-blocking L2 cache☆46Updated last week
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- RISC-V 64 CPU☆10Updated 2 years ago