The 'missing header' for Chisel
☆24Feb 5, 2026Updated 8 months ago
Alternatives and similar repositories for chisel-interface
Users that are interested in chisel-interface are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Craft your EDA toolchain with GRH IR☆19Sep 30, 2026Updated last week
- ☆37Mar 20, 2025Updated last year
- Nix template for the chisel-based industrial designing flows.☆58Jul 21, 2026Updated 2 months ago
- ☆15Jul 28, 2026Updated 2 months ago
- ☆86Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆73Updated this week
- MCP server to read waveform files☆48Aug 1, 2026Updated 2 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆26Jan 21, 2026Updated 8 months ago
- Documentation for XiangShan Design☆52Sep 28, 2026Updated last week
- ☆17Mar 17, 2022Updated 4 years ago
- ☆83Oct 29, 2024Updated last year
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Open source high performance IEEE-754 floating unit☆100Feb 26, 2024Updated 2 years ago
- Xiangshan deterministic workloads generator☆29Aug 29, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆80Oct 3, 2026Updated last week
- Open-source high-performance non-blocking cache☆101Jun 17, 2026Updated 3 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- A fork of Xiangshan for AI☆59Updated this week
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆146Aug 23, 2026Updated last month
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 10 months ago
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆40Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆52Jan 16, 2025Updated last year
- MIPS R10000 architecture simulator with C++☆11Jun 8, 2023Updated 3 years ago
- ☆17Aug 26, 2025Updated last year
- ☆324Jul 22, 2026Updated 2 months ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆63Oct 27, 2024Updated last year
- Modern co-simulation framework for RISC-V CPUs☆187Updated this week
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 3 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆38Mar 13, 2024Updated 2 years ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 5 years ago
- jyy os enhanced☆13Jul 10, 2025Updated last year
- ☆28Dec 4, 2025Updated 10 months ago
- A Customized ASIC framework for Retro Stuff☆36Updated this week
- This project proposes a distributed communication protocol called MPIQ (Classical-Quantum Message Passing Interface) for the "classical +…☆15Apr 2, 2026Updated 6 months ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- ☆20Mar 18, 2022Updated 4 years ago