Alternatives and similar repositories for chisel-interface

Users that are interested in chisel-interface are comparing it to the libraries listed below

• 1932287243 / NPC_IDE
  This is an IDE for YSYX_NPC debuging
  ☆12Updated last year
• sequencer / arithmetic
  ☆33Updated 9 months ago
• nhynes / chisel3-axi
  Chisel3 AXI4-{Lite, Full, Stream} Definitions
  ☆15Updated 7 years ago
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆37Updated last month
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated last month
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆30Updated 2 months ago
• chipsalliance / playground
  chipyard in mill :P
  ☆77Updated 2 years ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Updated 3 years ago
• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆45Updated last year
• oscc-ip / sdram
  An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …
  ☆21Updated 8 months ago
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆33Updated last week
• pku-liang / Hestia
  ☆17Updated 9 months ago
• RISMicroDevices / CHIron
  Open-source AMBA CHI infrastructures (supporting Issue B, E.b)
  ☆31Updated this week
• nju-mips / noop-lo
  A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.
  ☆31Updated 5 years ago
• Maxpicca-Li / CDIM
  CQU Dual Issue Machine
  ☆38Updated last year
• iscas-tis / chisel-formal-verification
  Formal verification tools for Chisel and RISC-V
  ☆13Updated last year
• OSCPU / chisel-playground
  ☆70Updated 11 months ago
• oscc-web / ysyx-website
  The official website of One Student One Chip project.
  ☆11Updated last month
• arch-simulator-sig / chisel-env
  Basic chisel difftest environment for RTL design (WIP
  ☆20Updated 10 months ago
• cnrv / RVWC2021-slides
  第一届 RISC-V 中国峰会的幻灯片等资料存放
  ☆38Updated 3 years ago
• ljwljwljwljw / DiplomaticBackend
  ☆17Updated 3 years ago
• xunqianxun / liguoqi-rv64-cpu
  RISC-V 64 CPU
  ☆10Updated 3 months ago
• Seeker0472 / ysyx-linux
  给NEMU移植Linux Kernel!
  ☆22Updated 7 months ago
• OSCPU / archbench
  ☆11Updated 3 weeks ago
• Kumonda221-CrO3 / gitlab-runner-vivado
  Vivado in GitLab-Runner for GitLab CI/CD
  ☆10Updated 3 years ago
• OpenXiangShan / xfuzz
  Fuzzing General-Purpose Hardware Designs with Software Fuzzers
  ☆24Updated this week
• pku-liang / ksim
  ☆52Updated last year
• OpenXiangShan / gsim
  ☆64Updated 2 weeks ago
• chipsalliance / espresso
  ☆41Updated last month
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆75Updated last week